



Agilent N5413B DDR2(+LP) Compliance Test Application

Compliance Testing Notes



Agilent Technologies

Notices

© Agilent Technologies, Inc. 2006-2014

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

Software Version

Version 01.15.0000

Edition

February 2014

Available in electronic format only

Agilent Technologies, Inc.
1900 Garden of the Gods Road
Colorado Springs, CO 80907 USA

Warranty

The material contained in this document is provided “as is,” and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

Technology Licenses

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

Restricted Rights Legend

If software is for use in the performance of a U.S. Government prime contract or sub-contract, Software is delivered and licensed as “Commercial computer software” as defined in DFAR 252.227-7014 (June 1995), or as a “commercial item” as defined in FAR 2.101(a) or as “Restricted computer software” as defined in FAR 52.227-19 (June 1987) or any equivalent

agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies’ standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

Safety Notices

CAUTION

A **CAUTION** notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a **CAUTION** notice until the indicated conditions are fully understood and met.

WARNING

A **WARNING** notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a **WARNING** notice until the indicated conditions are fully understood and met.

DDR2/LPDDR2 — Quick Reference

Table 1 DDR2/LPDDR2 Cycles and Signals

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Cycle		Based on Test Definition						Required To Perform on Scope						Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tJIT(per)	√	√			√						√ ^{1,2}				
tJIT(cc)	√	√			√						√ ^{1,2}				
tERR(nper)	√	√			√						√ ^{1,2}				
tCH(avg)	√	√			√						√ ^{1,2}				
tCL(avg)	√	√			√						√ ^{1,2}				
tJIT(duty)	√	√			√						√ ^{1,2}				
tCK(avg)	√	√			√						√ ^{1,2}				
rERR(13–50p er)(Low Power)	√	√			√						√ ^{1,2}				
tCH(abs)	√	√			√						√ ^{1,2}				
tCL(abs)	√	√			√						√ ^{1,2}				
tCK(abs)	√	√			√						√ ^{1,2}				
V _{IH(AC)}		√	√	√	√	√	√	√	√ ¹	√ ^{1,2}	√ ¹	√ ¹	√ ¹	√ ¹	
V _{IH(DC)}		√	√	√	√	√	√	√	√ ¹	√ ^{1,2}	√ ¹	√ ¹	√ ¹	√ ¹	
V _{IL(AC)}		√	√	√	√	√	√	√	√ ¹	√ ^{1,2}	√ ¹	√ ¹	√ ¹	√ ¹	
V _{IL(DC)}		√	√	√	√	√	√	√	√ ¹	√ ^{1,2}	√ ¹	√ ¹	√ ¹	√ ¹	
Slew _R		√	√	√	√	√	√	√	√ ¹	√ ^{1,2}	√ ¹	√ ¹	√ ¹	√ ¹	
Slew _F		√	√	√	√	√	√	√	√ ¹	√ ^{1,2}	√ ¹	√ ¹	√ ¹	√ ¹	
AC Overshoot	√	√	√	√	√	√	√	√	√ ¹	√ ¹	√ ¹	√ ¹	√ ¹	√ ¹	
AC Undershoot	√	√	√	√	√	√	√	√	√ ¹	√ ¹	√ ¹	√ ¹	√ ¹	√ ¹	
V _{IHCA(AC)}		√				√	√					√ ¹	√ ¹		
V _{ILCA(AC)}		√				√	√					√ ¹	√ ¹		
V _{IHCA(DC)}		√				√	√					√ ¹	√ ¹		

Table 1 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Cycle		Based on Test Definition						Required To Perform on Scope					Opt.	
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
V _{ILCA} (DC)		√					√	√					√ ¹	√ ¹	
V _{IHDQ} (AC)		√	√						√	√ ¹	√ ^{1,2}			√ ¹	
V _{ILDQ} (AC)		√	√						√	√ ¹	√ ^{1,2}			√ ¹	
V _{IHDQ} (DC)		√	√						√	√ ¹	√ ^{1,2}			√ ¹	
V _{ILDQ} (DC)		√	√						√	√ ¹	√ ^{1,2}			√ ¹	
SRQseR (RON = 40 ohm +/- 30%)	√		√	√						√ ¹	√ ^{1,2}				
SRQseF (RON = 40 ohm +/- 30%)	√		√	√						√ ¹	√ ^{1,2}				
SRQseR (RON = 60 ohm +/- 30%)	√		√	√						√ ¹	√ ^{1,2}				
SRQseF (RON = 60 ohm +/- 30%)	√		√	√						√ ¹	√ ^{1,2}				
V _{OH} (AC)	√		√	√						√ ¹	√ ^{1,2}				
V _{OH} (DC)	√		√	√						√ ¹	√ ^{1,2}				
V _{OL} (AC)	√		√	√						√ ¹	√ ^{1,2}				
V _{OL} (DC)	√		√	√						√ ¹	√ ^{1,2}				
V _{SEH} (AC), for strobes		√		√						√ ¹	√ ¹				
V _{SEL} (AC), for strobes		√		√						√ ¹	√ ¹				
V _{SEH} (AC), for clocks	√	√			√						√ ¹				
V _{SEL} (AC), for clocks	√	√			√						√ ¹				

Table 1 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Cycle		Based on Test Definition						Required To Perform on Scope						Opt.
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
VIHCKE		√						√ ⁴						√ ⁴	
VILCKE		√						√ ⁴						√ ⁴	
V _{ID(AC)}		√		√	√				√ ¹	√ ³	√ ³				
V _{IX(AC)}		√		√	√				√ ¹	√ ³	√ ³				
V _{OX(AC)}	√			√					√ ¹	√ ³					
V _{IXCA}	√	√			√						√ ³				
V _{IXDQ}		√		√					√ ¹	√ ³					
V _{IHdiff(DC)}		√		√	√				√ ¹	√ ²	√ ²				
V _{ILdiff(DC)}		√		√	√				√ ¹	√ ²	√ ²				
V _{IHdiff(AC)}		√		√	√				√ ¹	√ ²	√ ²				
V _{ILdiff(AC)}		√		√	√				√ ¹	√ ²	√ ²				
SRQdiffR (RON = 40 ohm +/- 30%)	√			√					√ ¹	√ ²					
SRQdiffF (RON = 40 ohm +/- 30%)	√			√					√ ¹	√ ²					
SRQdiffR (RON = 60 ohm +/- 30%)	√			√					√ ¹	√ ²					
SRQdiffF (RON = 60 ohm +/- 30%)	√			√					√ ¹	√ ²					
V _{OHdiff(AC)}	√			√					√ ¹	√ ²					
V _{OLdiff(AC)}	√			√					√ ¹	√ ²					
t _{AC}	√		√		√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
t _{DQSCK}	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√

Table 1 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Cycle		Based on Test Definition						Required To Perform on Scope					Opt.	
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tDQSK (Low Power)	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDVAC (Clock)	√	√			√						√ ²				
tQHS	√		√		√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDQSKDS	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDQSKDM	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tHZ(DQ)	√		√		√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tLZ(DQS)	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tLZ(DQ)	√		√		√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDQSQ	√		√						√ ¹	√ ^{1,2}					√
tQH	√		√						√ ¹	√ ^{1,2}					√
tDQSS		√		√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDQSH		√		√					√ ¹	√ ^{1,2}					√
tDQSL		√		√					√ ¹	√ ^{1,2}					√
tDSS		√		√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDSH		√		√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tWPST		√		√					√ ¹	√ ^{1,2}					√
tWPRE		√		√					√ ¹	√ ^{1,2}					√
tRPRE	√			√					√ ¹	√ ^{1,2}					√
tRPST	√			√					√ ¹	√ ^{1,2}					√
tHZ(DQ) Low Power	√		√		√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tHZ(DQS) Low Power	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tLZ(DQ) Low Power	√		√		√				√ ¹	√ ^{1,2}	√ ^{1,2}				√

Table 1 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Cycle		Based on Test Definition						Required To Perform on Scope					Opt.	
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	CS#
tLZ(DQS) Low Power	√			√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tQSH	√			√					√ ¹	√ ^{1,2}					√
tQSL	√			√					√ ¹	√ ^{1,2}					√
tDQSS Low Power		√		√	√				√ ¹	√ ^{1,2}	√ ^{1,2}				√
tDVAC (Strobe)		√		√					√ ¹	√ ²					√
tDS(base)		√	√					√	√ ¹	√ ²				√ ¹	√
tDS(derate)		√	√					√	√ ¹	√ ²				√ ¹	√
tDH(base)		√	√					√	√ ¹	√ ²				√ ¹	√
tDH(derate)		√	√					√	√ ¹	√ ²				√ ¹	√
tDS1(base)		√	√					√	√ ¹	√ ¹				√ ¹	√
tDS1(derate)		√	√					√	√ ¹	√ ¹				√ ¹	√
tDH1(base)		√	√					√	√ ¹	√ ¹				√ ¹	√
tDH1(derate)		√	√					√	√ ¹	√ ¹				√ ¹	√
tVAC(Data)		√	√						√ ¹	√ ^{1,2}					√
tDIPW		√	√						√ ¹	√ ^{1,2}					√
tQHP	√		√						√ ¹	√ ^{1,2}					√
tDS(Vref based)		√	√					√	√ ¹	√ ²				√ ¹	√
tDH(Vref based)		√	√					√	√ ¹	√ ²				√ ¹	√
tIS(base)		√			√	√	√				√ ^{1,2}	√ ¹	√ ¹		√
tIS(derate)		√			√	√	√				√ ^{1,2}	√ ¹	√ ¹		√
tIH(base)		√			√	√	√				√ ^{1,2}	√ ¹	√ ¹		√
tIH(derate)		√			√	√	√				√ ^{1,2}	√ ¹	√ ¹		√

Table 1 DDR2/LPDDR2 Cycles and Signals (continued)

NOTE: 1 = Single Ended signal; 2 = Differential signal; 3 = 2 x Single Ended signal; 4 = CKE only

TEST	Cycle		Based on Test Definition					Required To Perform on Scope					Opt.	
	Read	Write	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl	DQ	DQS	CK	ADD	Ctrl	Data Mask Ctrl
tVAC (CS,CA)		√				√	√					√ ¹	√ ¹	
tIPW	√				√	√	√			√ ^{1,2}	√ ¹	√ ¹		√
tISCKE	√				√		√ ⁴			√ ^{1,2}		√ ⁴		
tIHCKE	√				√		√ ⁴			√ ^{1,2}		√ ⁴		
tISCKEb	√				√		√ ⁴			√ ^{1,2}		√ ⁴		
tIHCKEb	√				√		√ ⁴			√ ^{1,2}		√ ⁴		
Eye Diagram – Read	√		√	√					√ ¹	√ ^{1,2}				
Eye Diagram – Write		√	√	√					√ ¹	√ ^{1,2}				

DDR2(+LP) Compliance Test Application — At A Glance

The Agilent N5413B DDR2(+LP) Compliance Test Application is a DDR2 (Double Data Rate 2) and LPDDR2 (Low Power Double Data Rate 2) test solution that covers electrical, clock and timing parameters of the JEDEC (Joint Electronic Device Engineering Council) specifications. The software helps you in testing all the un-buffered DDR2/LPDDR2 device under test (DUT) compliance, with the Agilent Infiniium oscilloscope.

There are 2 main categories of test modes:

- Compliance Tests – These tests are based on the DDR2/LPDDR2 JEDEC compliance specifications and are compared to corresponding compliance test limits.
- Custom Mode Tests – These tests are not based on any compliance specification. The primary use of these tests is to perform non-JEDEC specific speed signal testing.

The DDR2(+LP) Compliance Test Application:

- Lets you select individual or multiple tests to run.
- Lets you identify the device being tested and its configuration.
- Shows you how to make oscilloscope connections to the device under test.
- Automatically checks for proper oscilloscope configuration.
- Automatically sets up the oscilloscope for each test.
- Allows you to determine the number of trials for each test, with the new multi trial run capability.
- Allows you to customize the test limits in the application which determines the pass or/and fail of each test.
- Provides detailed information of each test that has been run. The result of maximum sixty four worst trials can be displayed at any one time.
- Creates a printable HTML report of the tests that have been run.

The minimum number of probes required for the tests are:

- Clock tests – 1 probe.
- Electrical tests – 3 probes.
- Clock Timing tests – 3 probes.
- Custom Mode tests – 3 probes.

NOTE

The tests performed by the DDR2(+LP) Compliance Test Application are intended to provide a quick check of the physical layer performance of the DUT. These testing are not replacement for an exhaustive test validation plan.

DDR2(+LP) SDRAM electrical, clock and timing test standards and specifications are described in the *JESD79-2E*, *JESD208*, and *JESD209-2B* documents. For more information, refer to JEDEC web site at www.jedec.org.

Required Equipment and Software

In order to run the DDR2(+LP) automated tests, you need the following equipment and software:

- The minimum version of Infiniium oscilloscope software (see the N5413B test application release notes).
- N5413B DDR2(+LP) Compliance Test Application, version 1.00 and higher.
- RAM reliability test software.
- 1169A, 1168A, 1134A, 1132A or 1131A InfiniiMax probe amplifiers.
- N5381A or E2677A differential solder-in probe head, N5382A or E2675A differential browser probe head, N5425A ZIF probe head with N5426A or N5451A ZIF tip accessories, E2678A differential socketed probe head.
- Any computer motherboard system that supports DDR2 memory.
- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).

Below are the required licenses:

- N5413B DDR2(+LP) Compliance Test Application license.
- N5414A InfiniiScan software license.
- E2688A Serial Data Analysis and Clock Recovery software license.
- N5404A Deep memory option (optional).

In This Book

This manual describes the tests that are performed by the DDR2(+LP) Compliance Test Application in more detail; it contains information from (and refers to) the *JESD79-2E*, *JESD208*, and *JESD209-2B* and it describes how the tests are performed.

- [Chapter 1](#), “Installing the DDR2(+LP) Compliance Test Application” shows how to install and license the automated test application software (if it was purchased separately).
- [Chapter 2](#), “Preparing to Take Measurements” shows how to start the DDR2(+LP) Compliance Test Application and gives a brief overview of how it is used.
- [Chapter 3](#), “Measurement Clock Tests” describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- [Chapter 4](#), “Single-Ended Signals Input/Output Parameters Tests” shows how to run the single-ended signals AC input/output parameters tests. This chapter includes input signal minimum slew rate (rising) tests, input signal minimum slew rate (falling) tests, input/output logic HIGH tests, input/output logic LOW tests, and output rising/falling slew rate tests (40 ohm and 60 ohm).
- [Chapter 5](#), “Single-Ended Signals VIH/VIL (Address, Control) Tests” describes the AC/DC input logic high/low tests (address, control).
- [Chapter 6](#), “Single-Ended Signals VIH/VIL (Data, Mask) Tests” describes the AC/DC input logic high/low tests (data, mask).
- [Chapter 7](#), “Single-Ended Signals AC Parameters Tests for Strobe Signals” describes the $V_{SEH(AC)}$ and $V_{SEL(AC)}$ tests for strobe signals.
- [Chapter 8](#), “Single-Ended Signals AC Parameters Tests for Clocks” describes the $V_{SEH(AC)}$ and $V_{SEL(AC)}$ tests for clocks.
- [Chapter 9](#), “Single-Ended Signals Overshoot/Undershoot Tests” describes the AC overshoot and undershoot tests probing and method of implementation.
- [Chapter 10](#), “Differential Signals AC Input Parameters Tests” describes the V_{ID} AC differential input voltage tests and V_{IX} AC differential cross point voltage tests. The V_{IHdiff} and V_{ILdiff} tests for both AC and DC are also described.
- [Chapter 11](#), “Differential Signal AC Output Parameters Tests” contains information on the V_{OX} AC differential cross point voltage tests. It also describes the $SRQdiffR$ (40 and 60 ohm), $SQRdiffF$ (40 and 60 ohm), $V_{OHdiff(AC)}$, and $V_{OLDiff(AC)}$ tests.
- [Chapter 12](#), “Differential Signals Clock Cross Point Voltage Tests” describes the V_{IXCA} Clock Cross Point Voltage test.

- [Chapter 13](#), “Differential Signals Strobe Cross Point Voltage Tests” describes the V_{IXDQ} Strobe Cross Point Voltage test.
- [Chapter 14](#), “Clock Timing (CT) Tests” describes the clock timing operating conditions of DDR2/LPDDR2 SDRAM as defined in the specification.
- [Chapter 15](#), “Data Strobe Timing (DST) Tests” describes various data strobe timing tests including tHZ(DQ), tLZ(DQS), tLZ(DQ), tDQSQ, tQH, tDQSS, tDQSH, tDQSL, tDSS, tDSH, tWPST, tWPRE, tRPRE, tRPST, tHZ(DQ) Low Power, tHZ(DQS) Low Power, tLZ(DQS) Low Power, tLZ(DQ) Low Power, tQSH, tQSL, tDQSS, and tDVAC (Strobe) tests.
- [Chapter 16](#), “Data Timing Tests” describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- [Chapter 17](#), “Command and Address Timing (CAT) Tests” describes the measurement clock tests including clock period jitter, clock to clock period jitter, cumulative error, average HIGH and LOW pulse width, half period jitter and average clock period tests.
- [Chapter 18](#), “Custom Mode Read-Write Eye-Diagram Tests” describes the user defined real-time eye-diagram test for read cycle and write cycle.
- [Chapter 19](#), “Calibrating the Infiniium Oscilloscope and Probe” describes how to calibrate the oscilloscope in preparation for running the DDR2(+LP) automated tests.
- [Chapter 20](#), “InfiniiMax Probing” describes the probe amplifier and probe head recommendations for DDR2(+LP) testing.

See Also

The DDR2(+LP) Compliance Test Application’s online help, which describes:

- Starting the DDR2(+LP) compliance test application.
 - To view/minimize the task flow pane
 - To view/hide the toolbar
- Creating or Opening a Test Project
- Setting up DDR2(+LP) test environment.
- Selecting tests.
- Configuring tests.
- User-Defined compliance limits.
- Connecting the oscilloscope to the DUT.
- Running tests.
- Viewing test results.

- To delete trials from the results
- To show reference images and flash mask hits
- To change the display settings
- To change the remote settings
- To change the margin thresholds and trial report display
- To change the user prompt option
- To change the auto-recovery option
- Viewing/printing the HTML test report.
- Understanding the HTML report.
- Saving test projects.

Contact Agilent

For more information on DDR2(+LP) Compliance Test Application or other Agilent Technologies' products, applications and services, contact your local Agilent office. The complete list is available at:

www.agilent.com/find/contactus

Phone or Fax

United States:

(tel) 800 829 4444

(fax) 800 829 4433

Canada:

(tel) 877 894 4414

(fax) 800 746 4866

China:

(tel) 800 810 0189

(fax) 800 820 2816

Europe:

(tel) 31 20 547 2111

Japan:

(tel) (81) 426 56 7832

(fax) (81) 426 56 7840

Korea:

(tel) (080) 769 0800

(fax) (080) 769 0900

Latin America:

(tel) (305) 269 7500

Taiwan:

(tel) 0800 047 866

(fax) 0800 286 331

Other Asia Pacific Countries:

(tel) (65) 6375 8100

(fax) (65) 6755 0042

E-mail: tm_ap@agilent.com

Contents

DDR2/LPDDR2 — Quick Reference	3
DDR2(+LP) Compliance Test Application — At A Glance	9
Required Equipment and Software	10
In This Book	11
See Also	12
Contact Agilent	14
Phone or Fax	14

1 Installing the DDR2(+LP) Compliance Test Application

Installing the Software	39
Installing the License Key	39

2 Preparing to Take Measurements

Calibrating the Oscilloscope	42
Starting the DDR2(+LP) Compliance Test Application	43
Online Help Topics	44

3 Measurement Clock Tests

Probing for Measurement Clock Tests	48
Test Procedure	48
Clock Period Jitter - tJIT(per) - Test	51
Signals of Interest	51
Test Definition Notes from the Specification	52
Test References	52
Pass Condition	52
Measurement Algorithm	52
Cycle to Cycle Period Jitter - tJIT(cc) - Test	54
Signals of Interest	54
Test Definition Notes from the Specification	55
Test References	55
Pass Condition	55
Measurement Algorithm	55

Cumulative Error - tERR(n per) - Test	57
Signals of Interest	57
Test Definition Notes from the Specification	58
Test References	59
Pass Condition	59
Measurement Algorithm	59
Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) - Test	61
Signals of Interest	61
Test Definition Notes from the Specification	61
Test References	61
Pass Condition	61
Measurement Algorithm	62
Average HIGH Pulse Width - tCH(avg) - Test	63
Signals of Interest	63
Test Definition Notes from the Specification	64
Test References	64
Pass Condition	64
Measurement Algorithm	65
Absolute HIGH Pulse Width - tCH(abs) - Test	66
Signals of Interest	66
Test Definition Notes from the Specification	66
Test References	66
Pass Condition	66
Measurement Algorithm	67
Average Low Pulse Width - tCL(avg) - Test	68
Signals of Interest	68
Test Definition Notes from the Specification	69
Test References	69
Pass Condition	69
Measurement Algorithm	70
Absolute Low Pulse Width - tCL(abs) - Test	71
Signals of Interest	71
Test Definition Notes from the Specification	71
Test References	71
Pass Condition	71
Measurement Algorithm	72

Half Period Jitter - tJIT(duty) - Test	73
Signals of Interest	73
Test Definition Notes from the Specification	74
Test References	74
Pass Condition	74
Measurement Algorithm	74
Average Clock Period - tCK(avg) - Test	76
Signals of Interest	76
Test Definition Notes from the Specification	77
Test References	77
Pass Condition	77
Measurement Algorithm	78
Absolute Clock Period - tCK(abs) - Test	79
Signals of Interest	79
Test Definition Notes from the Specification	79
Test References	79
Pass Condition	79
Measurement Algorithm	80

4 Single-Ended Signals Input/Output Parameters Tests

Probing for Single-Ended Signals Input/Output Parameters Tests	83
Test Procedure	84
VIH(AC) Test for DQ, DM	86
Signals of Interest	86
Test Definition Notes from the Specification	87
Test References	87
PASS Condition	87
Measurement Algorithm	87
VIH(AC) Test for DQS	88
Signals of Interest	88
Test Definition Notes from the Specification	89
Test References	89
PASS Condition	89
Measurement Algorithm	89

VIH(AC) Test for Address, Control	90
Signals of Interest	90
Test Definition Notes from the Specification	91
Test References	91
PASS Condition	91
Measurement Algorithm	91
VIH(DC) Test for DQ, DM	92
Signals of Interest	92
Test Definition Notes from the Specification	93
Test References	93
PASS Condition	93
Measurement Algorithm	93
VIH(DC) Test for DQS	94
Signals of Interest	94
Test Definition Notes from the Specification	95
Test References	95
PASS Condition	95
Measurement Algorithm	95
VIH(DC) Test for Address, Control	96
Signals of Interest	96
Test Definition Notes from the Specification	97
Test References	97
PASS Condition	97
Measurement Algorithm	97
VIL(AC) Test for DQ, DM	98
Signals of Interest	98
Test Definition Notes from the Specification	99
Test References	99
PASS Condition	99
Measurement Algorithm	99
VIL(AC) Test for DQS	100
Signals of Interest	100
Test Definition Notes from the Specification	101
Test References	101
PASS Condition	101
Measurement Algorithm	101

VIL(AC) Test for Address, Control	102
Signals of Interest	102
Test Definition Notes from the Specification	103
Test References	103
PASS Condition	103
Measurement Algorithm	103
VIL(DC) Test for DQ, DM	104
Signals of Interest	104
Test Definition Notes from the Specification	104
Test References	104
PASS Condition	105
Measurement Algorithm	105
VIL(DC) Test for DQS	106
Signals of Interest	106
Test Definition Notes from the Specification	106
Test References	106
PASS Condition	107
Measurement Algorithm	107
VIL(DC) Test for Address, Control	108
Signals of Interest	108
Test Definition Notes from the Specification	108
Test References	108
PASS Condition	109
Measurement Algorithm	109
SlewR Test for DQ, DM, DQS	110
Signals of Interest	110
Test Definition Notes from the Specification	110
Test References	111
PASS Condition	111
Measurement Algorithm	111
SlewR Test for Address, Control, Clock	112
Signals of Interest	112
Test Definition Notes from the Specification	112
Test References	113
PASS Condition	113
Measurement Algorithm	113

SlewF Test for DQ, DM, DQS	114
Signals of Interest	114
Test Definition Notes from the Specification	114
Test References	115
PASS Condition	115
Measurement Algorithm	115
SlewF Test for Address, Control, Clock	116
Signals of Interest	116
Test Definition Notes from the Specification	116
Test References	117
PASS Condition	117
Measurement Algorithm	117
SRQseR(40ohm) Test	118
Signals of Interest	118
Test Definition Notes from the Specification	118
Test References	118
PASS Condition	118
Measurement Algorithm	119
SRQseF(40ohm) Test	120
Signals of Interest	120
Test Definition Notes from the Specification	120
Test References	120
PASS Condition	120
Measurement Algorithm	121
SRQseR(60ohm) Test	122
Signals of Interest	122
Test Definition Notes from the Specification	122
Test References	122
PASS Condition	122
Measurement Algorithm	123
SRQseF(60ohm) Test	124
Signals of Interest	124
Test Definition Notes from the Specification	124
Test References	124
PASS Condition	124
Measurement Algorithm	125

VOH(AC) Test	126
Signals of Interest	126
Test Definition Notes from the Specification	126
Test References	126
PASS Condition	127
Measurement Algorithm	127
VOH(DC) Test	128
Signals of Interest	128
Test Definition Notes from the Specification	128
Test References	128
PASS Condition	129
Measurement Algorithm	129
VOL(AC) Test	130
Signals of Interest	130
Test Definition Notes from the Specification	130
Test References	130
PASS Condition	131
Measurement Algorithm	131
VOL(DC) Test	132
Signals of Interest	132
Test Definition Notes from the Specification	132
Test References	132
PASS Condition	133
Measurement Algorithm	133

5 Single-Ended Signals VIH/VIL (Address, Control) Tests

Probing for Single-Ended Signals VIH/VIL (Address, Control) Tests	136
Test Procedure	136
VIHCA(AC) Test	138
Signals of Interest	138
Test Definition Notes from the Specification	138
Test References	138
PASS Condition	139
Measurement Algorithm	139

VIHCA(DC) Test	140
Signals of Interest	140
Test Definition Notes from the Specification	140
Test References	140
PASS Condition	141
Measurement Algorithm	141
VILCA(AC) Test	142
Signals of Interest	142
Test Definition Notes from the Specification	142
Test References	142
PASS Condition	143
Measurement Algorithm	143
VILCA(DC) Test	144
Signals of Interest	144
Test Definition Notes from the Specification	144
Test References	144
PASS Condition	145
Measurement Algorithm	145

6 Single-Ended Signals VIH/VIL (Data, Mask) Tests

Probing for Single-Ended Signals VIH/VIL (Data, Mask) Tests	148
Test Procedure	149
VIHDQ(AC) Test	151
Signals of Interest	151
Test Definition Notes from the Specification	151
Test References	151
PASS Condition	152
Measurement Algorithm	152
VIHDQ(DC) Test	153
Signals of Interest	153
Test Definition Notes from the Specification	154
Test References	154
PASS Condition	154
Measurement Algorithm	154

VILDQ(AC) Test	155
Signals of Interest	155
Test Definition Notes from the Specification	155
Test References	155
PASS Condition	156
Measurement Algorithm	156
VILDQ(DC) Test	157
Signals of Interest	157
Test Definition Notes from the Specification	158
Test References	158
PASS Condition	158
Measurement Algorithm	158

7 Single-Ended Signals AC Parameters Tests for Strobe Signals

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals	160
Test Procedure	161
VSEH(AC) (strobe) Test	163
Signals of Interest	163
Test Definition Notes from the Specification	163
Test References	163
PASS Condition	163
Measurement Algorithm	164
VSEL(AC) (strobe) Test	165
Signals of Interest	165
Test Definition Notes from the Specification	165
Test References	165
PASS Condition	165
Measurement Algorithm	166

8 Single-Ended Signals AC Parameters Tests for Clocks

Probing for Single-Ended Signals AC Input Parameters Tests for Clocks	168
Test Procedure	168
VSEH(AC) (clock) Test	170
Signals of Interest	170
Test Definition Notes from the Specification	170
Test References	170
PASS Condition	170
Measurement Algorithm	171

VSEL(AC) (clock) Test	172
Signals of Interest	172
Test Definition Notes from the Specification	172
Test References	172
PASS Condition	172
Measurement Algorithm	173
VIHCKE Test - Input Logic High (Clock Enable) Test	174
Signals of Interest	174
Test Definition Notes from the Specification	174
Test References	174
PASS Condition	174
Measurement Algorithm	175
VILCKE Test - Input Logic Low (Clock Enable) Test	176
Signals of Interest	176
Test Definition Notes from the Specification	176
Test References	176
PASS Condition	176
Measurement Algorithm	177

9 Single-Ended Signals Overshoot/Undershoot Tests

Probing for Overshoot/Undershoot Tests	180
Test Procedure	180
AC Overshoot Test	182
Signals of Interest	182
Test Definition Notes from the Specification	183
Test References	184
PASS Condition	184
Measurement Algorithm	185
AC Undershoot Test	186
Signals of Interest	186
Test Definition Notes from the Specification	187
Test References	188
PASS Condition	188
Measurement Algorithm	189

10 Differential Signals AC Input Parameters Tests

Probing for Differential Signals AC Input Parameters Tests	192
Test Procedure	192

VID(AC), AC Differential Input Voltage - Test for DQS	194
Signals of Interest	194
Test Definition Notes from the Specification	194
Test References	195
PASS Condition	195
Measurement Algorithm	195
VID(AC), AC Differential Input Voltage - Test for Clock	196
Signals of Interest	196
Test Definition Notes from the Specification	196
Test References	197
PASS Condition	197
Measurement Algorithm	197
VIX(AC), AC Differential Input Cross Point Voltage - Test for DQS	198
Signals of Interest	198
Test Definition Notes from the Specification	198
Test References	199
PASS Condition	199
Measurement Algorithm	199
VIX(AC), AC Differential Input Cross Point Voltage - Test for Clock	200
Signals of Interest	200
Test Definition Notes from the Specification	200
Test References	201
PASS Condition	201
Measurement Algorithm	201
VIHdiff(AC) Test for DQS	202
Signals of Interest	202
Test Definition Notes from the Specification	203
Test References	203
PASS Condition	203
Measurement Algorithm	203
VIHdiff(AC) Test for Clock	204
Signals of Interest	204
Test Definition Notes from the Specification	204
Test References	204
PASS Condition	205
Measurement Algorithm	205

VIHdiff(DC) Test for DQS	206
Signals of Interest	206
Test Definition Notes from the Specification	207
Test References	207
PASS Condition	207
Measurement Algorithm	207
VIHdiff(DC) Test for Clock	208
Signals of Interest	208
Test Definition Notes from the Specification	208
Test References	208
PASS Condition	209
Measurement Algorithm	209
VILdiff(AC) Test for DQS	210
Signals of Interest	210
Test Definition Notes from the Specification	211
Test References	211
PASS Condition	211
Measurement Algorithm	211
VILdiff(AC) Test for Clock	212
Signals of Interest	212
Test Definition Notes from the Specification	212
Test References	212
PASS Condition	213
Measurement Algorithm	213
VILdiff(DC) Test for DQS	214
Signals of Interest	214
Test Definition Notes from the Specification	215
Test References	215
PASS Condition	215
Measurement Algorithm	215
VILdiff(DC) Test for Clock	216
Signals of Interest	216
Test Definition Notes from the Specification	216
Test References	216
PASS Condition	217
Measurement Algorithm	217

11 Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests	220
Test Procedure	220
VOX , AC Differential Output Cross Point Voltage - Test	222
Signals of Interest	222
Test Definition Notes from the Specification	222
Test References	223
PASS Condition	223
Measurement Algorithm	223
SRQdiffR(40ohm) Test	224
Signals of Interest	224
Test Definition Notes from the Specification	224
Test References	224
PASS Condition	224
Measurement Algorithm	224
SRQdiffF(40ohm) Test	226
Signals of Interest	226
Test Definition Notes from the Specification	226
Test References	226
PASS Condition	226
Measurement Algorithm	226
SRQdiffR(60ohm) Test	228
Signals of Interest	228
Test Definition Notes from the Specification	228
Test References	228
PASS Condition	228
Measurement Algorithm	228
SRQdiffF(60ohm) Test	230
Signals of Interest	230
Test Definition Notes from the Specification	230
Test References	230
PASS Condition	230
Measurement Algorithm	230
VOHdiff(AC) Test	232
Signals of Interest	232
Test Definition Notes from the Specification	232
Test References	232
PASS Condition	232
Measurement Algorithm	233

VOLdiff(AC) Test	234
Signals of Interest	234
Test Definition Notes from the Specification	234
Test References	234
PASS Condition	234
Measurement Algorithm	235

12 Differential Signals Clock Cross Point Voltage Tests

Probing for Differential Signals Clock Cross Point Voltage Tests	238
Test Procedure	238
VIXCA, Clock Cross Point Voltage - Test	240
Signals of Interest	240
Test Definition Notes from the Specification	240
Test References	240
PASS Condition	240
Measurement Algorithm	240

13 Differential Signals Strobe Cross Point Voltage Tests

Probing for Differential Signals Strobe Cross Point Voltage Tests	244
Test Procedure	244
VIXDQ, Strobe Cross Point Voltage - Test	246
Signals of Interest	246
Test Definition Notes from the Specification	246
Test References	246
PASS Condition	246
Measurement Algorithm	246

14 Clock Timing (CT) Tests

Probing for Clock Timing Tests	250
Test Procedure	250
tAC, DQ Output Access Time from CK/CK# - Test	252
Signals of Interest	252
Test Definition Notes from the Specification	253
Test References	253
PASS Condition	253
Measurement Algorithm	253

tDQSK, DQS Output Access Time from CK/CK# - Test	254
Signals of Interest	254
Test Definition Notes from the Specification	255
Test References	256
PASS Condition	256
Measurement Algorithm	257
tDQSK (Low Power), DQS Output Access Time from CK_t, CK_c - Test	258
Signals of Interest	258
Test Definition Notes from the Specification	259
Test References	259
PASS Condition	259
Measurement Algorithm	260
tDVAC (Clock), Time Above VIHdiff(AC)/below VILdiff(AC) - Test	261
Signals of Interest	261
Test Definition Notes from the Specification	262
Test References	263
PASS Condition	263
Measurement Algorithm	263
tQHS, Data Hold Skew Factor - Test	264
Signals of Interest	264
Test Definition Notes from the Specification	264
Test References	264
PASS Condition	265
Measurement Algorithm	265
tDQSKDS Test - DQSK Delta Short Test	266
Signals of Interest	266
Test Definition Notes from the Specification	267
Test References	267
PASS Condition	267
Measurement Algorithm	267
tDQSKDM Test - DQSK Delta Medium Test	269
Signals of Interest	269
Test Definition Notes from the Specification	270
Test References	270
PASS Condition	270
Measurement Algorithm	270

15 Data Strobe Timing (DST) Tests

Probing for Data Strobe Timing Tests	275
Test Procedure	275
tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test	277
Signals of Interest	277
Test Definition Notes from the Specification	278
Test References	279
PASS Condition	279
Measurement Algorithm	279
tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test	280
Signals of Interest	280
Test Definition Notes from the Specification	281
Test References	282
PASS Condition	282
Measurement Algorithm	282
tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test	283
Signals of Interest	283
Test Definition Notes from the Specification	284
Test References	285
PASS Condition	285
Measurement Algorithm	285
tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test	286
Signals of Interest	286
Test Definition Notes from the Specification	287
Test References	288
PASS Condition	288
Measurement Algorithm	289
tQH, DQ/DQS Output Hold Time From DQS - Test	290
Signals of Interest	290
Test Definition Notes from the Specification	291
Test References	292
PASS Condition	292
Measurement Algorithm	293
tDQSS, DQS Latching Transition to Associated Clock Edge - Test	294
Signals of Interest	294
Test Definition Notes from the Specification	295
Test References	297
PASS Condition	297
Measurement Algorithm	297

tDQSH, DQS Input HIGH Pulse Width - Test	299
Signals of Interest	299
Test Definition Notes from the Specification	300
Test References	302
PASS Condition	302
Measurement Algorithm	302
tDQSL, DQS Input Low Pulse Width - Test	303
Signals of Interest	303
Test Definition Notes from the Specification	304
Test References	306
PASS Condition	306
Measurement Algorithm	306
tDSS, DQS Falling Edge to CK Setup Time - Test	307
Signals of Interest	307
Test Definition Notes from the Specification	308
Test References	309
PASS Condition	309
Measurement Algorithm	309
tDSH, DQS Falling Edge Hold Time from CK - Test	311
Signals of Interest	311
Test Definition Notes from the Specification	312
Test References	313
PASS Condition	313
Measurement Algorithm	313
tWPST, Write Postamble - Test	315
Signals of Interest	315
Test Definition Notes from the Specification	316
Test References	317
PASS Condition	318
Measurement Algorithm	318
tWPRE, Write Preamble - Test	319
Signals of Interest	319
Test Definition Notes from the Specification	320
Test References	321
PASS Condition	322
Measurement Algorithm	322

tRPRE, Read Preamble - Test	323
Signals of Interest	323
Test Definition Notes from the Specification	324
Test References	326
PASS Condition	326
Measurement Algorithm	327
tRPST, Read Postamble - Test	328
Signals of Interest	328
Test Definition Notes from the Specification	329
Test References	331
PASS Condition	331
Measurement Algorithm	332
tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test	333
Signals of Interest	333
Test Definition Notes from the Specification	334
Test References	334
PASS Condition	334
Measurement Algorithm	335
tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test	336
Signals of Interest	336
Test Definition Notes from the Specification	337
Test References	337
PASS Condition	337
Measurement Algorithm	338
tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test	339
Signals of Interest	339
Test Definition Notes from the Specification	340
Test References	340
PASS Condition	340
Measurement Algorithm	341
tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test	342
Signals of Interest	342
Test Definition Notes from the Specification	343
Test References	343
PASS Condition	343
Measurement Algorithm	344

tQSH, DQS Output High Pulse Width - Test	345
Signals of Interest	345
Test Definition Notes from the Specification	346
Test References	346
PASS Condition	346
Measurement Algorithm	347
tQSL, DQS Output Low Pulse Width - Test	348
Signals of Interest	348
Test Definition Notes from the Specification	349
Test References	349
PASS Condition	349
Measurement Algorithm	350
tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test	351
Signals of Interest	351
Test Definition Notes from the Specification	352
Test References	352
PASS Condition	352
Measurement Algorithm	352
tDVAC (Strobe), Time Above VIHdiff(AC)/below VILdiff(AC) - Test	354
Signals of Interest	354
Test Definition Notes from the Specification	355
Test References	356
PASS Condition	356
Measurement Algorithm	356

16 Data Timing Tests

Probing for Data Timing Tests	358
Test Procedure	358
tDS(base), Differential DQ and DM Input Setup Time - Test	361
Signals of Interest	361
Test Definition Notes from the Specification	362
Test References	364
PASS Condition	364
Measurement Algorithm	364

tDH(base), Differential DQ and DM Input Hold Time - Test	366
Signals of Interest	366
Test Definition Notes from the Specification	367
Test References	369
PASS Condition	369
Measurement Algorithm	369
tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test	371
Signals of Interest	371
Test Definition Notes from the Specification	371
Test References	382
PASS Condition	383
Measurement Algorithm	383
tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test	384
Signals of Interest	384
Test Definition Notes from the Specification	384
Test References	395
PASS Condition	396
Measurement Algorithm	396
tDS1(base), Single-Ended DQ and DM Input Setup Time - Test	397
Signals of Interest	397
Test Definition Notes from the Specification	397
Test References	397
PASS Condition	397
Measurement Algorithm	398
tDH1(base), Single-Ended DQ and DM Input Hold Time - Test	399
Signals of Interest	399
Test Definition Notes from the Specification	399
Test References	399
PASS Condition	399
Measurement Algorithm	400
tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test	401
Signals of Interest	401
Test Definition Notes from the Specification	401
Test References	404
PASS Condition	404
Measurement Algorithm	405

tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test	406
Signals of Interest	406
Test Definition Notes from the Specification	406
Test References	409
PASS Condition	409
Measurement Algorithm	410
tVAC (Data), Time Above VIH(AC)/below VIL(AC) - Test	411
Signals of Interest	411
Test Definition Notes from the Specification	412
Test References	413
PASS Condition	413
Measurement Algorithm	413
tDIPW, DQ and DM Input Pulse Width - Test	414
Signals of Interest	414
Test Definition Notes from the Specification	414
Test References	414
PASS Condition	414
Measurement Algorithm	415
tQHP, Data Half Period - Test	416
Signals of Interest	416
Test Definition Notes from the Specification	416
Test References	416
PASS Condition	416
Measurement Algorithm	417
tDS, DQ and DM Input Setup Time (Differential - Vref based) Test	418
Signals of Interest	418
Test Definition Notes from the Specification	418
Test References	419
PASS Condition	419
Measurement Algorithm	419
tDH, DQ and DM Input Hold Time (Differential - Vref based) Test	420
Signals of Interest	420
Test Definition Notes from the Specification	420
Test References	421
PASS Condition	421
Measurement Algorithm	421

17 Command and Address Timing (CAT) Tests

Probing for Command Address Timing Tests	424
Test Procedure	424
tIS(base) - Address and Control Input Setup Time - Test	426
Signals of Interest	426
Test Definition Notes from the Specification	427
Test References	428
PASS Condition	428
Measurement Algorithm	429
tIH(base) - Address and Control Input Hold Time - Test	430
Signals of Interest	430
Test Definition Notes from the Specification	431
Test References	432
PASS Condition	432
Measurement Algorithm	433
tIS(derate) - Address and Control Input Setup Time with Derating Support - Test	434
Signals of Interest	434
Test Definition Notes from the Specification	434
Test References	445
PASS Condition	446
Measurement Algorithm	446
tIH(derate) - Address and Control Input Hold Time with Derating Support - Test	447
Signals of Interest	447
Test Definition Notes from the Specification	447
Test References	458
PASS Condition	459
Measurement Algorithm	459
tVAC (CS, CA), Time Above VIH(AC)/below VIL(AC) - Test	460
Signals of Interest	460
Test Definition Notes from the Specification	461
Test References	462
PASS Condition	462
Measurement Algorithm	462
tIPW, Address and Control Input Pulse Width Test	464
Signals of Interest	464
Test Definition Notes from the Specification	464
Test References	465
PASS Condition	465
Measurement Algorithm	465

tISCKE, CKE Input Setup Time Test	467
Signals of Interest	467
Test Definition Notes from the Specification	467
Test References	468
PASS Condition	468
Measurement Algorithm	468
tIHCKE, CKE Input Hold Time Test	470
Signals of Interest	470
Test Definition Notes from the Specification	470
Test References	471
PASS Condition	471
Measurement Algorithm	471
tISCKEb, CKE Input Setup Time (Boot Parameter) Test	473
Signals of Interest	473
Test Definition Notes from the Specification	473
Test References	473
PASS Condition	473
Measurement Algorithm	474
tIHCKEb, CKE Input Hold Time (Boot Parameter) Test	475
Signals of Interest	475
Test Definition Notes from the Specification	475
Test References	475
PASS Condition	475
Measurement Algorithm	476

18 Custom Mode Read-Write Eye-Diagram Tests

Probing for Custom Mode Read-Write Eye Diagram Tests	478
Test Procedure	478
User Defined Real-Time Eye Diagram Test for Read Cycle	482
Signals of Interest	482
Measurement Algorithm	482
User Defined Real-Time Eye Diagram Test for Write Cycle	484
Signals of Interest	484
Measurement Algorithm	484


19 Calibrating the Infiniium Oscilloscope and Probe

Required Equipment for Oscilloscope Calibration	487
Internal Calibration	488

Required Equipment for Probe Calibration	491
Probe Calibration	492
Connecting the Probe for Calibration	492
Verifying the Connection	494
Running the Probe Calibration and Deskew	496
Verifying the Probe Calibration	498

20 InfiniiMax Probing

Index



1 Installing the DDR2(+LP) Compliance Test Application

Installing the Software 39

Installing the License Key 39

If you purchased the N5413B DDR2(+LP) Compliance Test Application separately, you need to install the software and license key.

Installing the Software

- 1 Make sure you have the minimum version of Infiniium oscilloscope software (see the N5413B test application release notes) by choosing **Help>About Infiniium...** from the main menu.
- 2 To obtain the DDR2(+LP) Compliance Test Application, go to Agilent website: <http://www.agilent.com/find/N5413B>.
- 3 The link for DDR2(+LP) Compliance Test Application will appear. Double-click on it and follow the instructions to download and install the application software.

Installing the License Key


- 1 Request a license code from Agilent by following the instructions on the Entitlement Certificate.

You will need the oscilloscope's "Option ID Number", which you can find in the **Help>About Infiniium...** dialog box.

- 2 After you receive your license code from Agilent, choose **Utilities>Install Option License....**
- 3 In the Install Option License dialog, enter your license code and click **Install License**.
- 4 Click **OK** in the dialog that tells you to restart the Infiniium oscilloscope application software to complete the license installation.
- 5 Click **Close** to close the Install Option License dialog.
- 6 Choose **File>Exit**.

1 Installing the DDR2(+LP) Compliance Test Application

- 7** Restart the Infiniium oscilloscope application software to complete the license installation.



2 Preparing to Take Measurements

Calibrating the Oscilloscope 42

Starting the DDR2(+LP) Compliance Test Application 43

Before running the DDR2(+LP) automated tests, you should calibrate the oscilloscope and probe. No test fixture is required for this DDR2(+LP) application. After the oscilloscope and probe have been calibrated, you are ready to start the DDR2(+LP) Compliance Test Application and perform the measurements.

Calibrating the Oscilloscope

If you haven't already calibrated the oscilloscope and probe, see [Chapter 19](#), "Calibrating the Infiniium Oscilloscope and Probe".

NOTE

If the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, internal calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

NOTE

If you switch cables between channels or other oscilloscopes, it is necessary to perform cable and probe calibration again. Agilent recommends that, once calibration is performed, you label the cables with the channel on which they were calibrated.

Starting the DDR2(+LP) Compliance Test Application

- 1 Ensure that the RAM reliability test software is running in the computer system where the Device Under Test (DUT) is attached. This software performs tests to all unused RAM in the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 2 To start the DDR2(+LP) Compliance Test Application: From the Infiniium oscilloscope's main menu, choose **Analyze>Automated Test Apps>DDR2(+LP) Test**.




Figure 1 The DDR2(+LP) Compliance Test Application

NOTE

If DDR2(+LP) Test does not appear in the Automated Test Apps menu, the DDR2(+LP) Compliance Test Application has not been installed (see [Chapter 1](#), “Installing the DDR2(+LP) Compliance Test Application”).

[Figure 1](#) shows the DDR2(+LP) Compliance Test Application main window. The task flow pane, and the tabs in the main pane, show the steps you take in running the automated tests:

Set Up	Lets you identify and setup the test environment, including information about the device under test.
Select Tests	Lets you select the tests you want to run. The tests are organized hierarchically so you can select all tests in a group. After tests are run, status indicators show which tests have passed, failed, or not been run, and there are indicators for the test groups.
Configure	Lets you configure test parameters (like memory depth). This information appears in the HTML report.
Connect	Shows you how to connect the oscilloscope to the device under test for the tests to be run.
Run Tests	Starts the automated tests. If the connections to the device under test need to be changed while multiple tests are running, the tests pause, show you how to change the connection, and wait for you to confirm that the connections have been changed before continuing.
Results	Contains more detailed information about the tests that have been run. You can change the thresholds at which marginal or critical warnings appear.
Html Report	Shows a compliance test report that can be printed.

NOTE

When you close the DDR2(+LP) application, each channel’s probe is configured as single-ended or differential depending on the last DDR2(+LP) test that was run.

Online Help Topics

For information on using the DDR2(+LP) Compliance Test Application, see its online help (which you can access by choosing Help>Contents... from the application’s main menu).

The DDR2(+LP) Compliance Test Application's online help describes:

- Starting the DDR2(+LP) compliance test application.
 - To view/minimize the task flow pane
 - To view/hide the toolbar
- Creating or Opening a Test Project
- Setting up DDR2(+LP) test environment.
- Selecting tests.
- Configuring tests.
- User-Defined compliance limits.
- Connecting the oscilloscope to the DUT.
- Running tests.
- Viewing test results.
 - To delete trials from the results
 - To show reference images and flash mask hits
 - To change the display settings
 - To change the remote settings
 - To change the margin thresholds and trial report display
 - To change the user prompt option
- To change the auto-recovery option
- Viewing/printing the HTML test report.
- Understanding the HTML report.
- Saving test projects.

2 Preparing to Take Measurements



3 Measurement Clock Tests

Probing for Measurement Clock Tests	48
Clock Period Jitter - tJIT(per) - Test	51
Cycle to Cycle Period Jitter - tJIT(cc) - Test	54
Cumulative Error - tERR(n per) - Test	57
Cumulative Error (across 13-50 cycles) - tERR(13-50 per) (Low Power) - Test	61
Average HIGH Pulse Width - tCH(avg) - Test	63
Absolute HIGH Pulse Width - tCH(abs) - Test	66
Average Low Pulse Width - tCL(avg) - Test	68
Absolute Low Pulse Width - tCL(abs) - Test	71
Half Period Jitter - tJIT(duty) - Test	73
Average Clock Period - tCK(avg) - Test	76
Absolute Clock Period - tCK(abs) - Test	79

This section provides the Methods of Implementation (MOIs) for Rising Edge and Pulse Measurements Clock tests using an Agilent Infiniium oscilloscope, recommended InfiniMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Measurement Clock Tests

When performing the Measurement Clock tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connections for Rising Edge and Pulse Measurement Clock tests may look similar to the following diagram. Refer to the Connection tab in DDR2 Electrical Performance Compliance application for the exact number of probe connections.




Figure 2 Probing for Measurement Clock Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in [Figure 2](#) is just an example.)

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on

the system by producing a repetitive burst of read-write data signals to the DDR2 memory.

- 3 Connect the differential solder-in probe head to the PUT on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the DDR2 Measurement Clock tests, you can select either DDR2-667, DDR2-800 and DDR2-1066 speed grade. If another Speed Grade is selected, the Measurement Clock test options will not be displayed at the Select Tests tab. For the LPDDR2 Measurement Clock tests, any of the available LPDDR2 Speed Grades can be selected by checking the Low Power box in the Set Up tab to display the LPDDR2 Speed Grades.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 3 Selecting Measurement Clock Tests

3 Measurement Clock Tests

- 9** Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the test, and view the test results.

Clock Period Jitter - tJIT(per) - Test

This test is applicable to the Rising Edge Measurement and Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. You can specify the rising and/or the falling edge of your signal for this measurement.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 2 Specific Note 35

Parameter	Symbol	DDR2-667		DDR2-800		Units	Notes
		Min	Max	Min	Max		
Clock Period Jitter	tJIT(per)	-125	125	-100	100	ps	35

Table 3 Specific Note 30

Parameter	Symbol	DDR2-1066		Units	Notes
		Min	Max		
Clock Period Jitter	tJIT(per)	-90	90	ps	30

Table 4 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Clock Period Jitter (with allowed jitter)	t _{JIT(per)} , allowed	min		-90	-95	-100	-110	-120	-130	-140	-150	-180	-250	ps
		max		90	95	100	110	120	130	140	150	180	250	

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tJIT(per) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 This measurement measures the difference between every period inside a 200-cycle window with the average of the whole window.
- 2 Calculate the average for periods 1 to 200.

- 3 Measure the difference between period #1 with the average and save the answer as a measurement result.
- 4 Measure the difference between period #2 with the average and save the answer as a measurement result.
- 5 Continue with the same procedures until you complete the comparison for period #200 with the average. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare period #2 with the new average. Continue the comparison for period #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- 9 Compare period #3 with the new average. Continue the comparison for period #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- 10 Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

Cycle to Cycle Period Jitter - tJIT(cc) - Test

This test is applicable to the Rising Edge Measurement as well as Falling Edge Measurement. The purpose of this test is to measure the difference in the clock period between two consecutive clock cycles. The tJIT(cc) Rising Edge Measurement measures the clock period from the rising edge of a clock cycle to the next rising edge. The tJIT(cc) Falling Edge Measurement measures the clock period from the falling edge to falling edge. The test will show a fail status if the total failed waveforms is greater than 0.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 5 Specific Note 35

Parameter	Symbol	DDR2-667		DDR2-800		Units	Notes
		Min	Max	Min	Max		
Cycle to Cycle Period Jitter	t _{JIT(cc)}	-250	250	-200	200	ps	35

Table 6 Specific Note 30

Parameter	Symbol	DDR2-1066		Units	Notes
		Min	Max		
Cycle to Cycle Period Jitter	t _{JIT(cc)}	-180	180	ps	30

Table 7 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t _{JIT(cc), allowed}	max		180	190	200	220	240	260	280	300	360	500	ps

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in *JESD209-2B*.

Pass Condition

The t_{JIT(cc)} measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Measure the difference between every adjacent pair of periods.
- 2 Generate 201 measurement results.

3 Measurement Clock Tests

- 3** Check the results for the smallest and largest values (worst case values).
- 4** Compare the test results against the compliance test limits.

Cumulative Error - tERR(n per) - Test

This Cumulative Error (across “n” cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock. Supported measurements include multiple cycle windows with values of "n" (for "n" cycle) where $n > 5$ but less than 50.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 8 Specific Note 35

Parameter	Symbol	DDR2-667		DDR2-800		Units	Notes
		min	max	min	max		
Cumulative error across 2 cycles	tERR(2per)	-175	175	-150	150	ps	35
Cumulative error across 3 cycles	tERR(3per)	-225	225	-175	175	ps	35
Cumulative error across 4 cycles	tERR(4per)	-250	250	-200	200	ps	35
Cumulative error across 5 cycles	tERR(5per)	-250	250	-200	200	ps	35
Cumulative error across n cycles, n = 6...10, inclusive	tERR(6-10 per)	-350	350	-300	300	ps	35
Cumulative error across n cycles, n = 11...50, inclusive	tERR(11-50 per)	-450	450	-450	450	ps	35

Table 9 Specific Note 30

Parameter	Symbol	DDR2-1066		Units	Notes
		min	max		
Cumulative error across 2 cycles	tERR(2per)	-132	132	ps	30
Cumulative error across 3 cycles	tERR(3per)	-157	157	ps	30
Cumulative error across 4 cycles	tERR(4per)	-175	175	ps	30
Cumulative error across 5 cycles	tERR(5per)	-188	188	ps	30
Cumulative error across n cycles, n = 6...10, inclusive	tERR(6-10 per)	-250	250	ps	30
Cumulative error across n cycles, n = 11...50, inclusive	tERR(11-50 per)	-425	425	ps	30

Table 10 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Cumulative error across 2 cycles	t _{JIT} (2per), allowed	min		-132	-140	-147	-162	-177	-191	-206	-221	-265	-368	ps
		max		132	140	147	162	177	191	206	221	265	368	
Cumulative error across 3 cycles	t _{JIT} (3per), allowed	min		-157	-166	-175	-192	-210	-227	-245	-262	-314	-437	ps
		max		157	166	175	192	210	227	245	262	314	437	

Cumulative error across 4 cycles	t _{JIT} (4per), allowed	min		-175	-185	-194	-214	-233	-253	-272	-291	-350	-486	ps
		max		175	185	194	214	233	253	272	291	350	486	
Cumulative error across 5 cycles	t _{JIT} (5per), allowed	min		-188	-199	-209	-230	-251	-272	-293	-314	-377	-524	ps
		max		188	199	209	230	251	272	293	314	377	524	
Cumulative error across 6 cycles	t _{JIT} (6per), allowed	min		-200	-211	-222	-244	-266	-288	-311	-333	-399	-555	ps
		max		200	211	222	244	266	288	311	333	399	555	
Cumulative error across 7 cycles	t _{JIT} (7per), allowed	min		-209	-221	-232	-256	-279	-302	-325	-248	-418	-581	ps
		max		209	221	232	256	279	302	325	248	418	581	
Cumulative error across 8 cycles	t _{JIT} (8per), allowed	min		-217	-229	-241	-256	-290	-314	-338	-362	-435	-604	ps
		max		217	229	241	256	290	314	338	362	435	604	
Cumulative error across 9 cycles	t _{JIT} (9per), allowed	min		-224	-237	-249	-274	-299	-324	-349	-374	-449	-624	ps
		max		224	237	249	274	299	324	349	374	449	624	
Cumulative error across 10 cycles	t _{JIT} (10per), allowed	min		-231	-244	-257	-282	-308	-334	-359	-385	-462	-641	ps
		max		231	244	257	282	308	334	359	385	462	641	
Cumulative error across 11 cycles	t _{JIT} (11per), allowed	min		-237	-250	-263	-289	-316	-342	-368	-395	-474	-658	ps
		max		237	250	263	289	316	342	368	395	474	658	
Cumulative error across 12 cycles	t _{JIT} (12per), allowed	min		-242	-256	-269	-296	-323	-350	-377	-403	-484	-672	ps
		max		242	256	269	296	323	350	377	403	484	672	

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tERR measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 tERR(2per) is similar to tJIT(per), except it makes a small 2-cycle window inside the big 200-cycle window and compares the average of the small window with the average of the big window.
- 2 Calculate the average for periods 1 to 200.

- 3 Calculate the average for periods 1 and 2.
- 4 Measure the difference of these two averages and save the answer as a measurement result.
- 5 Calculate the average of periods 2 and 3, and measure the difference between this average and the big window average.
- 6 Continue with the same procedures until the average of periods 199 and 200 to the big window average is compared. By now, 199 measurement results are generated.
- 7 Slide the big window by one and start comparing the average of periods 2 and 3 with the new big window average until the comparison for periods 200 and 201 with the big window is completed. By now, 199 more measurements are added, with the total of 398 measurement values.
- 8 Slide the big window by one again and repeat the same procedures. By now, 199 more measurements are added, with the total of 597 measurement values.
- 9 Check the 597 results for the smallest and largest values (worst case values).
- 10 Compare the test results to the compliance test limits.
- 11 tERR(3per) is the same as tERR(2per) except the small window size is three periods wide. tERR(4per) uses small window size of four periods, and tERR(5per) uses five periods.
- 12 tERR(6-10per) executes tERR(6per), tERR(7per), tERR(8per), tERR(9per) and tERR(10per), combines all the measurement results together into one big pool, and checks for the smallest and largest values.
- 13 tERR(11-50per) does the same for tERR(11per) through tERR(50per).

Cumulative Error (across 13-50 cycles) - t_{ERR}(13-50 per) (Low Power) - Test

This Cumulative Error (across 13-50 cycles) test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. The purpose of this test is to measure the difference between a measured clock period and the average clock period across multiple cycles of the clock from 13 cycles to 50 cycles.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 11 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Cumulative error across n = 13, 14, ... 49, 50 cycles	t _{ERR} (nper), allowed	min		t _{ERR} (nper),allowed,min = (1 + 0.68ln(n)) * t _{JIT} (per),allowed,min										ps
		max		t _{ERR} (nper),allowed,max = (1 + 0.68ln(n)) * t _{JIT} (per),allowed,max										

Test References

See Table 103 in the *JESD209-2B*.

Pass Condition

The t_{ERR} measurement value from 13-cycle through 50-cycle should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202. tERR(13-50per) executes tERR(13per) through tERR(50per). For tERR(13per):

- 1 Calculate the average for periods 1-200.
- 2 Calculate the average for periods 1-13.
- 3 Measure the difference between these two averages and save the answer as a tERR(13per) result.
- 4 Continue with the same procedures until the average of the last thirteen periods (188-200) is compared to the average for periods 1-200.
- 5 Slide the window by one and start comparing the average of periods 2-14 and end by comparing the average of periods 189-201.
- 6 Slide the window by one again and repeat the same procedures.
- 7 Calculate the compliance upper and lower limits for tERR(13per):
Upper limit = $(1 + 0.68\ln(n)) * t_{JIT(per),max}$. (where $n=13$)
Lower limit = $(1 + 0.68\ln(n)) * t_{JIT(per),min}$. (where $n=13$)
NOTE: $t_{JIT(per),max}$ and $t_{JIT(per),min}$ vary depending on the speed grade selected.
- 8 Check all tERR(13per) results for the smallest and largest values (worst case values).
- 9 Compare the worst case tERR(13per) results to the compliance test limit.
- 10 Perform the same procedure for tERR(14per) through tERR(50per).

Average HIGH Pulse Width - tCH(avg) - Test

The purpose of this test is to measure the average duty cycle of all the positive pulse widths within a window of 200 consecutive cycles.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 12 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	0.48	0.52	tCK(avg)	35,36

Table 13 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Average clock HIGH pulse width	tCH(avg)	0.48	0.52	tCK(avg)	30,31

Table 14 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Average high pulse width	t _{CH} (avg)	min		0.45										t _{CK} (avg)
		max		0.55										

Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Measure the sliding “window” of 200 cycles.
- 2 Measure the width of the high pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- 3 Measure the width of the high pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- 4 Measure the width of the high pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the total 3 results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

Absolute HIGH Pulse Width - tCH(abs) - Test

The purpose of this test is to measure the absolute duty cycle of all the positive pulse widths within a window of 202 consecutive cycles.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 15 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Average clock HIGH pulse width (with allowed jitter)	t _{CH(abs)} , allowed	min		0.43										t _{CK(avg)}
		max		0.57										

Test References

See Table 103 in the *JESD209-2B*.

Pass Condition

The absolute tCH measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Find the average period, $t_{CK}(avg)$ for cycle 1-202.
- 2 Find the maximum high pulse width, $PW_{MAX}(s)$ for cycle 1-202.
- 3 Find the minimum high pulse width, $PW_{MIN}(s)$ for cycle 1-202.
- 4 Calculate $PW_{MAX}(t_{CK}) = PW_{MAX}(s)/t_{CK}(avg)$.
- 5 Calculate $PW_{MIN}(t_{CK}) = PW_{MIN}(s)/t_{CK}(avg)$.
- 6 Check $PW_{MAX}(t_{CK})$ and $PW_{MIN}(t_{CK})$ for the worst case values.
- 7 Compare the test result to the compliance test limit.

Average Low Pulse Width - $t_{CL}(avg)$ - Test

The purpose of this test is to measure the average duty cycle of all the negative pulse widths within a window of 200 consecutive cycles.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 16 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2-800		Units	Notes
		Min	Max	Min	Max		
Average clock LOW pulse width	t _{CL} (avg)	0.48	0.52	0.48	0.52	t _{CK} (avg)	35,36

Table 17 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Notes
		Min	Max		
Average clock LOW pulse width	t _{CL} (avg)	0.48	0.52	t _{CK} (avg)	30,31

Table 18 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Average low pulse width	t _{CL} (avg)	min		0.45										t _{CK} (avg)
		max		0.55										

Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The t_{CL} measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Measure the sliding “window” of 200 cycles.
- 2 Measure the width of the low pulses 1-200 and determine the average value for this window. By now, one measurement result is generated.
- 3 Measure the width of the low pulses 2-201 and determine the average value for this window. By now, one measurement result is generated, with the total of two measurement results.
- 4 Measure the width of the low pulses 3-202 and determine the average value for this window. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the total results (three values) for the smallest and largest values (worst case values).
- 6 Compare results against the compliance test limits.

Absolute Low Pulse Width - $t_{CL}(abs)$ - Test

The purpose of this test is to measure the absolute duty cycle of all the negative pulse widths within a window of 202 consecutive cycles.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 19 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Absolute clock LOW pulse width (with allowed jitter)	$t_{CL}(abs)$, allowed	min		0.43										$t_{CK}(avg)$
		max		0.57										

Test References

See Table 103 in the *JESD209-2B*.

Pass Condition

The absolute t_{CL} measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Find the average period, $t_{CK}(avg)$ for cycle 1-202.
- 2 Find the maximum low pulse width, $PW_{MAX}(s)$ for cycle 1-202.
- 3 Find the minimum low pulse width, $PW_{MIN}(s)$ for cycle 1-202.
- 4 Calculate $PW_{MAX}(t_{CK}) = PW_{MAX}(s)/t_{CK}(avg)$.
- 5 Calculate $PW_{MIN}(t_{CK}) = PW_{MIN}(s)/t_{CK}(avg)$.
- 6 Check $PW_{MAX}(t_{CK})$ and $PW_{MIN}(t_{CK})$ for the worst case values.
- 7 Compare the test result to the compliance test limit.

Half Period Jitter - tJIT(duty) - Test

The Half Period Jitter tJIT(duty) can be divided into tJIT(CH) Jitter Average HIGH and tJIT(LH) Jitter Average Low. The tJIT(CH) Jitter Average HIGH Measurement measures between a positive pulse width of a cycle in the waveform, and the average positive pulse width of all cycles in a 200 consecutive cycle window. tJIT(LH) Jitter Average Low Measurement measures between a negative pulse width of a cycle in the waveform and the average negative pulse width of all cycles in a 200 consecutive cycle window.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 20 Specific Note 35

Parameter	Symbol	DDR2-667		DDR2-800		Units	Notes
		Min	Max	Min	Max		
Duty cycle jitter	tJIT(duty)	-125	125	-100	100	ps	35

Table 21 Specific Note 30

Parameter	Symbol	DDR2-1066		Units	Notes
		Min	Max		
Duty cycle jitter	tJIT(duty)	-75	75	ps	30

Table 22 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Duty cycle jitter (with allowed jitter)	t _{JIT} (duty), allowed	min		min((t _{CH} (abs),min - t _{CH} (avg),min), (t _{CL} (abs),min - t _{CL} (avg),min)) * t _{CK} (avg)										ps
		max		max((t _{CH} (abs),max - t _{CH} (avg),max), (t _{CL} (abs),max - t _{CL} (avg),max)) * t _{CK} (avg)										

Test References

See Specific Note 35 in the *JEDEC Standard JESD79-2E*, Specific Note 30 in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The t_{JIT}(duty) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

tJIT(CH)

- 1 This measurement measures the difference between every high pulse width inside a 200 cycle window with the average of the whole window.
- 2 Calculate the average for high pulse widths 1 to 200.
- 3 Measure the difference between high pulse width #1 with the average and save the answer as a measurement result.
- 4 Measure the difference between high pulse width #2 with the average and save the answer as a measurement result.
- 5 Continue the same procedures until the comparison for high pulse width #200 with the average is completed. By now, 200 measurement results are generated.
- 6 Slide the window by one and measure the average of 2-201.
- 7 Compare high pulse width #2 with the new average. Continue the comparison for high pulse width #3, #4, ... #200, #201. By now, 200 more measurement results are added, with the total of 400 values.
- 8 Slide the window by one and measure the average of 3-202.
- 9 Compare high pulse width #3 with the new average. Continue the comparison for high pulse width #4, #5, ... #201, #202. By now, 200 more measurement results are added, with the total of 600 values.
- 10 Check these 600 results for the smallest and largest values (worst cases values).
- 11 Compare the test results against the compliance test limits.

tJIT(LH)

- 1 This measurement is similar to tJIT(CH) above except, instead of using high pulse widths, it uses LOW pulse widths for testing comparison.

Average Clock Period - tCK(avg) - Test

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. tCK(avg) is average clock period within 200 consecutive cycle window. The tCK(avg) Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The tCK(avg) Falling Edge Measurements measures from the falling edge to the falling edge.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 23 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Average clock period	tCK(avg)	3000	8000	2500	8000	ps	35,36

Table 24 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Average clock period	tCK(avg)	1875	7500	ps	30,31

Table 25 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Average Clock Period	t _{CK} (avg)	min		1.875	2.15	2.5	3	3.75	4.3	5	6	7.5	10	ns
		max		100										

Test References

See Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*, Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*, and Table 103 in the *JESD209-2B*.

Pass Condition

The tCK(avg) measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 This measurement measures a sliding “window” of 200 cycles.
- 2 Calculate the average period value for periods 1-200. By now, one measurement result is generated.
- 3 Calculate the average period value for periods 2-201. By now, one measurement result is generated, with the total of two measurement results.
- 4 Calculate the average period value for periods 3-202. By now, one measurement result is generated, with the total of three measurement results.
- 5 Check the results for the smallest and largest values (worst case values).
- 6 Compare the test results against the compliance test limits.

Absolute Clock Period - $t_{CK}(abs)$ - Test

This test is applicable to the Rising Edge Measurement as well as the Falling Edge Measurement. $t_{CK}(abs)$ is absolute clock period within 202 consecutive cycle window. The $t_{CK}(abs)$ Rising Edge Measurement measures the period from the rising edge of a cycle to the next rising edge within the waveform window. The $t_{CK}(abs)$ Falling Edge Measurements measures from the falling edge to the falling edge.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Clock Signal
- Signals required to perform the test on the oscilloscope:
- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 26 Table 103 - LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Max. Frequency ^{*4}		~		533	466	400	333	266	233	200	166	133	100	MHz
Clock Timing														
Absolute Clock Period	$t_{CK}(abs)$	min		$t_{CK}(avg),min + t_{JIT}(per),min$										ps

Test References

See Table 103 in the *JESD209-2B*.

Pass Condition

The $t_{CK}(abs)$ measurement value should be within the conformance limits as specified in the JEDEC specification.

Measurement Algorithm

Example input test signal: Frequency: 1 KHz, Number of cycles acquired: 202.

- 1 Find the maximum period value for period 1-202.
- 2 Find the minimum period value for period 1-202.
- 3 Check these two results for the worst case values.
- 4 Compare the test result against the compliance test limit.



4 Single-Ended Signals Input/Output Parameters Tests

Probing for Single-Ended Signals Input/Output Parameters Tests	83
VIH(AC) Test for DQ, DM	86
VIH(AC) Test for DQS	88
VIH(AC) Test for Address, Control	90
VIH(DC) Test for DQ, DM	92
VIH(DC) Test for DQS	94
VIH(DC) Test for Address, Control	96
VIL(AC) Test for DQ, DM	98
VIL(AC) Test for DQS	100
VIL(AC) Test for Address, Control	102
VIL(DC) Test for DQ, DM	104
VIL(DC) Test for DQS	106
VIL(DC) Test for Address, Control	108
SlewR Test for DQ, DM, DQS	110
SlewR Test for Address, Control, Clock	112
SlewF Test for DQ, DM, DQS	114
SlewF Test for Address, Control, Clock	116
SlewF Test for Address, Control, Clock	116
SRQseR(40ohm) Test	118
SRQseF(40ohm) Test	120
SRQseR(60ohm) Test	122
SRQseF(60ohm) Test	124
VOH(AC) Test	126
VOH(DC) Test	128
VOL(AC) Test	130
VOL(DC) Test	132

4 Single-Ended Signals Input/Output Parameters Tests

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Input/Output tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals Input/Output Parameters Tests

When performing the Single-Ended Signals Input/Output Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals Input/Output Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 4 Probing for Single-Ended Signals Input/Output Parameters Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 4](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiumMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “Starting the DDR2(+LP) Compliance Test Application” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the DDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals Input Parameters Tests, you can select any DDR2 speed grade within the selection. For Single-Ended Signals Output Parameter Tests, you can select any LPDDR2 speed grade by checking the Low Power box to display the LPDDR2 speed grades.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 5 Selecting Single-Ended Signals Input Parameters Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

$V_{IH(AC)}$ Test for DQ, DM

$V_{IH(AC)}$ - Maximum AC Input Logic HIGH for DQ, DM.

The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is greater than the conformance lower limits of the $V_{IH(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Signals (supported by Data Strobe Signals) OR

- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Test Definition Notes from the Specification

Table 27 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max		
$V_{IH(AC)}$	AC input logic HIGH	$V_{REF} + 0.250$	$V_{DDQ} + V_{PEAK}$	$V_{REF} + 0.200$	$V_{DDQ} + V_{PEAK}$	V	1

Table 28 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
$V_{IH(AC)}$	AC input logic HIGH	$V_{REF} + 0.200$	-	V	-

Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

The voltage level at at t_{DS} (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IH(AC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross 0V.
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS\ MIDPOINT} - t_{DS}$.
(t_{DS} - DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{TESTRESULT}$ as the test result for $V_{IH(AC)}$.
- 7 Collect all $V_{IH(AC)}$.
- 8 Determine the worst result from the set of $V_{IH(AC)}$ measured.

$V_{IH(AC)}$ Test for DQS

$V_{IH(AC)}$ - Maximum AC Input Logic HIGH for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the $V_{IH(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 29 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max		
$V_{IH(AC)}$	AC input logic HIGH	$V_{REF} + 0.250$	$V_{DDQ} + V_{PEAK}$	$V_{REF} + 0.200$	$V_{DDQ} + V_{PEAK}$	V	1

Table 30 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
$V_{IH(AC)}$	AC input logic HIGH	$V_{REF} + 0.200$	-	V	-

Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

The high level voltage of DQS shall be greater than or equal to the minimum $V_{IH(AC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at Vref crossing at valid Strobe rising edge (See notes on threshold) and end at Vref crossing at following valid Strobe falling edge (See notes on threshold).
- 4 For valid Strobe positive pulse #1, zoom on the pulse so that it appears on the oscilloscope main screen and perform a VTOP measurement. Take result from the VTOP measurement as $V_{IH(AC)}$ value.
- 5 Continue the previous step with the rest of found valid Strobe positive pulse in the burst.
- 6 Determine the worst result from the set of $V_{IH(AC)}$ measured.

$V_{IH(AC)}$ Test for Address, Control

$V_{IH(AC)}$ - Maximum AC Input Logic HIGH for Address, Control.

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the $V_{IH(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 31 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max		
$V_{IH(AC)}$	AC input logic HIGH	$V_{REF} + 0.250$	$V_{DDQ} + V_{PEAK}$	$V_{REF} + 0.200$	$V_{DDQ} + V_{PEAK}$	V	1

Table 32 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
$V_{IH(AC)}$	AC input logic HIGH	$V_{REF} + 0.200$	-	V	-

Test References

See Table 20 - Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

The mode value for the high level voltage shall be greater than or equal to the minimum $V_{IH(AC)}$ value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at valid rising edge and end at V_{REF} crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as $V_{IH(AC)}$ value.
- 4 Continue the previous step with another 9 valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IH(AC)}$ measured.

$V_{IH(DC)}$ Test for DQ, DM

$V_{IH(DC)}$ - Minimum DC Input Logic HIGH for DQ, DM.

The purpose of this test is to verify that the min of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IH(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Signals (supported by Data Strobe Signals) OR

- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Test Definition Notes from the Specification

Table 33 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IH(DC)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	-

Table 34 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IH(DC)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

The minimum value of test signal from tDS before DQS midpoint to tDH after DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IH(DC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V for differential DQS and V_{REF} for single ended DQS)
- 5 Set up histogram function settings:
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - By: Y-position at VREF voltage level.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
- 6 Take histogram 'Min' value as the test result for $V_{IH(DC)}$.
- 7 Collect all $V_{IH(DC)}$.
- 8 Determine the worst result from the set of $V_{IH(DC)}$ measured.

$V_{IH(DC)}$ Test for DQS

$V_{IH(DC)}$ - Minimum DC Input Logic HIGH for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the $V_{IH(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 35 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IH(DC)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	-

Table 36 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IH(DC)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

The high level voltage of DQS shall be greater than or equal to the minimum $V_{IH(DC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulse in the said burst. A valid Strobe positive pulse starts at V_{ref} crossing at valid Strobe rising edge (See notes on threshold) and end at V_{ref} crossing at following valid Strobe falling edge (See notes on threshold).
- 4 For valid Strobe positive pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform V_{TOP} measurement. Take result from V_{TOP} measurement as $V_{IH(DC)}$ value.
- 5 Continue previous step with the rest of found valid Strobe positive pulse in the said burst.
- 6 Determine the worst result from the set of $V_{IH(DC)}$ measured.

$V_{IH(DC)}$ Test for Address, Control

$V_{IH(DC)}$ - Minimum DC Input Logic HIGH for Address, Control.

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IH(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 37 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IH(DC)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	-

Table 38 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IH(DC)}$	DC input logic HIGH	$V_{REF} + 0.125$	$V_{DDQ} + 0.3$	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

The mode value for the high level voltage shall be greater than or equal to the minimum $V_{IH(DC)}$ value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at a valid rising edge and ends at V_{REF} crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as $V_{IH(DC)}$ value.
- 4 Continue the previous step with another 9 valid positive pulses that were found in the burst.
- 5 Determine the worst result from the set of $V_{IH(DC)}$ measured.

$V_{IL(AC)}$ Test for DQ, DM

$V_{IL(AC)}$ - Minimum AC Input Logic Low for DQ, DM.

The purpose of this test is to verify that voltage level of test signal at tDS (DM and DQ input setup time in JEDEC specification) before DQS midpoint is lower than the conformance maximum limits of the $V_{IL(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

The value of V_{SSQ} which directly affects the conformance upper limit is set to 0V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{SSQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Test Definition Notes from the Specification

Table 39 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max		
$V_{IL(AC)}$	AC input logic LOW	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.250$	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.200$	V	1

Table 40 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
$V_{IL(AC)}$	AC input logic LOW	-	$V_{REF} - 0.200$	V	-

Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

The voltage level at t_{DS} (DM and DQ input setup time in JEDEC specification) before DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{IL(AC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross Midpoint. (0V for differential DQS and V_{REF} for single ended DQS)
- 5 Calculate the time where the test result is taken. Calculation is expressed as $T_{TESTRESULT} = T_{DQS\ MIDPOINT} - t_{DS}$. (tDS - DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{TESTRESULT}$ as the test result for $V_{IL(AC)}$.
- 7 Collect all $V_{IL(AC)}$.
- 8 Determine the worst result from the set of $V_{IL(AC)}$ measured.

$V_{IL(AC)}$ Test for DQS

$V_{IL(AC)}$ - Minimum AC Input Logic Low for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the $V_{IL(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

The value of V_{SSQ} which directly affects the conformance upper limit is set to 0V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{SSQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 41 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max		
$V_{IL(AC)}$	AC input logic LOW	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.250$	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.200$	V	1

Table 42 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
$V_{IL(AC)}$	AC input logic LOW	-	$V_{REF} - 0.200$	V	-

Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

The low level voltage of DQS shall be less than or equal to the maximum $V_{IL(AC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulse in the said burst. A valid Strobe negative pulse starts at V_{ref} crossing at valid Strobe falling edge (See notes on threshold) and end at V_{ref} crossing at following valid Strobe rising edge (See notes on threshold).
- 4 For valid Strobe negative pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform VBASE measurement. Take result from VBASE measurement as $V_{IL(AC)}$ value.
- 5 Continue previous step with the rest of found valid Strobe negative pulse in the said burst.
- 6 Determine the worst result from the set of $V_{IL(AC)}$ measured.

$V_{IL(AC)}$ Test for Address, Control

$V_{IL(AC)}$ - Minimum AC Input Logic Low Address, Control.

The purpose of this test is to verify that the mode low level voltage value of the histogram for the test signal is lower than the conformance maximum limits of the $V_{IL(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{PEAK} which directly affects the conformance upper limit is set to 0.5V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{PEAK} .

The value of V_{DDQ} which directly affects the conformance upper limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

The value of V_{SSQ} which directly affects the conformance upper limit is set to 0V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{SSQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 43 Input AC Logic Level

Symbol	Parameter	DDR2-400, DDR2-533		DDR2-667, DDR2-800		Units	Notes
		Min	Max	Min	Max		
$V_{IL(AC)}$	AC input logic LOW	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.250$	$V_{SSQ} - V_{PEAK}$	$V_{REF} - 0.200$	V	1

Table 44 Input AC Logic Level (DDR2-1066)

Symbol	Parameter	DDR2-1066		Units	Notes
		Min	Max		
$V_{IL(AC)}$	AC input logic LOW	-	$V_{REF} - 0.200$	V	-

Test References

See Table 20 - Input AC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 20 - Input AC Logic Level in the *JESD208*.

PASS Condition

The mode value for the histogram for the low level voltage shall be less than or equal to the maximum $V_{IL(AC)}$ value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL(AC)}$ value.
- 4 Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of $V_{IL(AC)}$ measured.

$V_{IL(DC)}$ Test for DQ, DM

$V_{IL(DC)}$ - Maximum DC Input Logic Low for DQ, DM.

The purpose of this test is to verify that the max of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IL(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals

Test Definition Notes from the Specification

Table 45 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL(DC)}$	DC input logic LOW	-0.3	$V_{REF} - 0.125$	V	-

Table 46 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL(DC)}$	DC input logic LOW	-0.3	$V_{REF} - 0.125$	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

The maximum value of test signal from t_{DS} before DQS midpoint to t_{DH} after DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{IL(DC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all next DQS crossings that cross Midpoint. (0V for differential DQS and V_{REF} for single ended DQS.)
- 5 Set up histogram function settings:
 - Ax: X-time position where t_{DS} (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where t_{DH} (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
 - By: Y-position at V_{REF} voltage level.
- 6 Take histogram 'Max' value as the test result for $V_{IL(DC)}$.
- 7 Collect all $V_{IL(DC)}$.
- 8 Determine the worst result from the set of $V_{IL(DC)}$ measured.

$V_{IL(DC)}$ Test for DQS

$V_{IL(DC)}$ - Maximum DC Input Logic Low for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the $V_{IL(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 47 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL(DC)}$	DC input logic LOW	-0.3	$V_{REF} - 0.125$	V	-

Table 48 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL(DC)}$	DC input logic LOW	-0.3	$V_{REF} - 0.125$	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

The low level voltage of DQS shall be less than or equal to the maximum $V_{IL(DC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulse in the said burst. A valid Strobe negative pulse starts at V_{ref} crossing at valid Strobe falling edge (See notes on threshold) and end at V_{ref} crossing at following valid Strobe rising edge (See notes on threshold).
- 4 For valid Strobe negative pulse #1, zoom on the pulse so that it appears on oscilloscope main screen and perform VBASE measurement. Take result from VBASE measurement as $V_{IL(DC)}$ value.
- 5 Continue previous step with the rest of found valid Strobe negative pulse in the burst.
- 6 Determine the worst result from the set of $V_{IL(DC)}$ measured.

$V_{IL(DC)}$ Test for Address, Control

$V_{IL(DC)}$ - Maximum DC Input Logic Low for Address, Control.

The purpose of this test is to verify that the mode of histogram of the low level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IL(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance lower limit is set to 0.9V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 49 Input DC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL(DC)}$	DC input logic LOW	-0.3	$V_{REF} - 0.125$	V	-

Table 50 Input DC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL(DC)}$	DC input logic LOW	-0.3	$V_{REF} - 0.125$	V	-

Test References

See Table 19 - Input DC Logic Level, in the *JEDEC Standard JESD79-2E* and Table 19 - Input DC Logic Level in the *JESD208*.

PASS Condition

The mode value for the histogram for the low level voltage shall be less than or equal to the maximum $V_{IL(DC)}$ value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid negative pulses. A valid negative pulse starts at VREF crossing at valid falling edge and end at VREF crossing at the following rising valid edge (See notes on threshold).
- 3 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL(DC)}$ value.
- 4 Continue the previous step with another nine valid negative pulses.
- 5 Determine the worst result from the set of $V_{IL(DC)}$ measured.

Slew_R Test for DQ, DM, DQS

Slew_R - Input Signal Minimum Slew Rate (Rising) for DQ, DM, DQS.

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Signals (supported by Data Strobe Signals) OR

- Data Strobe Signals (supported by Data Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals if PUT is DQ,DM. Else Data Signals if PUT is DQS

Test Definition Notes from the Specification

Table 51 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3





Table 52 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

PASS Condition

The calculated Rising Slew value for the test signal shall be greater than or equal to the SLEW value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS rising edges in the burst. A valid rising edge starts at $V_{IL(AC)}$ crossing and ends at the following $V_{IH(AC)}$ crossing.
- 4 For all valid rising edges, find the transition time, delta TR, which is the time starting at V_{REF} crossing and ending at the following $V_{IH(AC)}$ crossing.
- 5 Calculate the Rising Slew.

$$\text{RisingSlew} = \frac{V_{IH(AC) \min} - V_{REF}}{\Delta TR}$$

- 6 Determine the worst result from the set of Slew_R measured.

Slew_R Test for Address, Control, Clock

Slew_R - Input Signal Minimum Slew Rate (Rising) for Address, Control, Clock.

The purpose of this test is to verify that the rising slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Address Signals OR
- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 53 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3





Table 54 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



Test References

See Table 21 - AC Input Test Conditions in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

PASS Condition

The calculated Rising Slew value for the test signal shall be greater than or equal to the SLEW value.

Measurement Algorithm

- 1 Acquire the signal.
- 2 Find all valid rising edges in the whole acquisition. A valid rising edge starts at $V_{IL(AC)}$ crossing and end at following $V_{IH(AC)}$ crossing.
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at V_{REF} crossing and end at the following $V_{IH(AC)}$ crossing.
- 4 Calculate the Rising Slew.

$$\text{RisingSlew} = \frac{V_{IH(AC) \min} - V_{REF}}{\Delta TR}$$

- 5 Determine the worst result from the set of Slew_R measured.

Slew_F Test for DQ, DM, DQS

Slew_F - Input Signal Minimum Slew Rate (Falling) for DQ, DM, DQS.

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Strobe Signals (supported by Data Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.
- Supporting Pin = Data Strobe Signals if PUT is DQ,DM. Else Data Signals if PUT is DQS

Test Definition Notes from the Specification

Table 55 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3

Figure 73 — AC input test signal waveform

JEDEC Standard No. 79-2C





Table 56 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



Test References

See Table 21 - AC Input Test Conditions, in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

PASS Condition

The calculated Falling Slew value for the test signal shall be greater than or equal to the SLEW value.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid DQ/DM/DQS falling edges in the burst. A valid falling edge starts at $V_{IH(AC)}$ crossing and ends at the following $V_{IL(AC)}$ crossing.
- 4 For all valid falling edges, find the transition time, delta TR, which is time starting at V_{REF} crossing and ending at the following $V_{IL(AC)}$ crossing.
- 5 Calculate the Falling Slew.

$$\text{FallingSlew} = \frac{V_{REF} - V_{IL(AC) \max}}{\Delta TF}$$

- 6 Determine the worst result from the set of Slew_F measured.

Slew_F Test for Address, Control, Clock

Slew_F - Input Signal Minimum Slew Rate (Falling) for Address, Control, Clock.

The purpose of this test is to verify that the falling slew rate value of the test signal is greater than or equal to the conformance limit of the input SLEW value specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

Address Signals OR

- Control Signals OR
- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 57 AC Input Test Conditions

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3





Table 58 AC Input Test Conditions (DDR2-1066)

Symbol	Condition	Value	Units	Notes
SLEW	Input signal minimum slew rate	1.0	V/ns	2, 3



Test References

See Table 21 - AC Input Test Conditions, in the *JEDEC Standard JESD79-2E* and Table 21 - AC Input Test Conditions in the *JESD208*.

PASS Condition

The calculated Falling Slew value for the test signal shall be greater than or equal to the SLEW value.

Measurement Algorithm

- 1 Acquire the signal.
- 2 Find all valid falling edges in the whole acquisition. A valid falling edge starts at $V_{IH(AC)}$ crossing and ends at the following $V_{IL(AC)}$ crossing.
- 3 For all valid rising edges, find the transition time, delta TR, which is the time starting at V_{REF} crossing and ending at the following $V_{IL(AC)}$ crossing.
- 4 Calculate the Rising Slew.

$$\text{FallingSlew} = \frac{V_{REF} - V_{IL(AC) \max}}{\Delta TF}$$

- 5 Determine the worst result from the set of Slew_F measured.

SRQseR(40ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseR(40ohm) - Single-ended Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 59 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the *JESD209-2B*.

PASS Condition

The worst measured SRQseR shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing.
- 4 For all valid signal rising edges, find the transition time, T_R , which is the time that starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing. Then calculate $SRQseR = [V_{OH(AC)} - V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of $SRQseR$ measured.

SRQseF(40ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseF(40ohm) - Single-ended Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 60 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQse	1.5	3.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the *JESD209-2B*.

PASS Condition

The worst measured SRQseF shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing.
- 4 For all valid signal falling edges, find the transition time, T_R , which is the time that starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing. Then calculate $SRQseF = [V_{OH(AC)} - V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQseF measured.

SRQseR(60ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseR(60ohm) - Single-ended Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended rising slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 61 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the *JESD209-2B*.

PASS Condition

The worst measured SRQseR shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal rising edges in this burst. A valid signal rising edge starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing.
- 4 For all valid signal rising edges, find the transition time, T_R , which is the time that starts at the $V_{OL(AC)}$ crossing and ends at the following $V_{OH(AC)}$ crossing. Then calculate $SRQseR = [V_{OH(AC)} - V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of $SRQseR$ measured.

SRQseF(60ohm) Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, $V_{OH(AC)}$ test, $V_{OH(DC)}$ test, $V_{OL(AC)}$ test, and $V_{OL(DC)}$ test.

SRQseF(60ohm) - Single-ended Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the single-ended falling slew rate value of the test signal must be within the conformance limit of the SRQse value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 62 LPDDR2 Output Slew Rate (single-ended)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 60ohms +/- 30%)	SRQse	1.0	2.5	V/ns

Test References

See Table 85 - Output Slew Rate (single-ended) in the *JESD209-2B*.

PASS Condition

The worst measured SRQseF shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal falling edges in this burst. A valid signal falling edge starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing.
- 4 For all valid signal falling edges, find the transition time, T_R , which is the time that starts at the $V_{OH(AC)}$ crossing and ends at the following $V_{OL(AC)}$ crossing. Then calculate $SRQseF = [V_{OH(AC)} - V_{OL(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQseF measured.

V_{OH(AC)} Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, V_{OH(AC)} test, V_{OH(DC)} test, V_{OL(AC)} test, and V_{OL(DC)} test.

V_{OH(AC)} - Single-ended AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{OH(AC)} value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 63 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OH(AC)}	AC output high measurement level (for output slew rate)	V _{REFDQ} + 0.12	V	

Test References

See Table 82 - Single-ended AC and DC Output Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{OH(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the V_{REF} crossing on a valid signal rising edge and ends at the V_{REF} crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{OH(AC)}$ value.
- 5 Continue the previous step for the rest of the valid signal positive pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{OH(AC)}$ measured.

V_{OH(DC)} Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, V_{OH(AC)} test, V_{OH(DC)} test, V_{OL(AC)} test, and V_{OL(DC)} test.

V_{OH(DC)} - Single-ended DC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{OH(DC)} value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 64 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OH(DC)}	DC output high measurement level (for IV curve linearity)	0.9 x V _{DDQ}	V	1

Test References

See Table 82 - Single-ended AC and DC Output Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{OH(DC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal positive pulses in this burst. A valid signal positive pulse starts at the V_{REF} crossing on a valid signal rising edge and ends at the V_{REF} crossing on the following valid signal falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{OH(DC)}$ value.
- 5 Continue the previous step for the rest of the valid signal positive pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{OH(DC)}$ measured.

V_{OL(AC)} Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, V_{OH(AC)} test, V_{OH(DC)} test, V_{OL(AC)} test, and V_{OL(DC)} test.

V_{OL(AC)} - Single-ended AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{OL(AC)} value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 65 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OL(AC)}	AC output low measurement level (for output slew rate)	V _{REFDQ} - 0.12	V	

Test References

See Table 82 - Output Slew Rate (single-ended) in the *JESD209-2B*.

PASS Condition

The worst measured $V_{OL(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the V_{REF} crossing on a valid signal falling edge and ends at the V_{REF} crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{OL(AC)}$ value.
- 5 Continue the previous step for the rest of the valid signal negative pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{OL(AC)}$ measured.

V_{OL(DC)} Test

AC Output Parameter Tests can be divided into 8 subtests: SRQseR(40ohm) test, SRQseF(40ohm) test, SRQseR(60ohm) test, SRQseF(60ohm) test, V_{OH(AC)} test, V_{OH(DC)} test, V_{OL(AC)} test, and V_{OL(DC)} test.

V_{OL(DC)} - Single-ended DC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{OL(DC)} value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin

Test Definition Notes from the Specification

Table 66 LPDDR2 Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OL(DC)}	DC output low measurement level (for IV curve linearity)	0.1 x V _{DDQ}	V	2

Test References

See Table 82 - Output Slew Rate (single-ended) in the *JESD209-2B*.

PASS Condition

The worst measured $V_{OL(DC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid signal negative pulses in this burst. A valid signal negative pulse starts at the V_{REF} crossing on a valid signal falling edge and ends at the V_{REF} crossing on the following valid signal rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{OL(DC)}$ value.
- 5 Continue the previous step for the rest of the valid signal negative pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{OL(DC)}$ measured.

4 Single-Ended Signals Input/Output Parameters Tests



5 Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests

Probing for Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests 136

VIHCA(AC) Test 138

VIHCA(DC) Test 140

VILCA(AC) Test 142

VILCA(DC) Test 144

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests

When performing the Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 6 Probing for Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 6](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the

system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals V_{IH}/V_{IL} (Address, Control) tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 7 Selecting Single-Ended Signals V_{IH}/V_{IL} (Address, Control) Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IHCA(AC)} Test

V_{IH} Input Logic HIGH (Address, Control) test can be divided into two subtests: V_{IHCA(AC)} test and V_{IHCA(DC)} test.

V_{IHCA(AC)} - AC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the V_{IHCA(AC)} value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 67 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHCA(AC)}	AC input logic HIGH	V _{REF} + 0.220	Note 2	V _{REF} + 0.300	Note 2	V	1,2

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

PASS Condition

The mode value for the high level voltage must be greater than or equal to the minimum $V_{IHCA(AC)}$ value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at valid rising edge and end at V_{REF} crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as $V_{IH,CA(AC)}$ value.
- 4 Continue the previous step with another nine valid positive pulses.
- 5 Determine the worst result from the set of $V_{IH,CA(AC)}$ measured.

VIHCA(DC) Test

V_{IH} Input Logic HIGH (Address, Control) test can be divided into two sub tests: V_{IHCA(AC)} test and V_{IHCA(DC)} test.

V_{IHCA(DC)} - DC Input Logic HIGH (Address, Control).

The purpose of this test is to verify that the histogram mode high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the V_{IHCA(DC)} value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

The value of V_{DDCA} (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDCA}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 68 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHCA(DC)}	DC input logic HIGH	V _{REF} + 0.130	V _{DDCA}	V _{REF} + 0.200	V _{DDCA}	V	1

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

PASS Condition

The mode value for the high level voltage must be greater than or equal to the minimum $V_{IHCA(DC)}$ value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at valid rising edge and end at V_{REF} crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as $V_{IH,CA(DC)}$ value.
- 4 Continue the previous step with another nine valid positive pulses.
- 5 Determine the worst result from the set of $V_{IH,CA(DC)}$ measured.

V_{ILCA(AC)} Test

V_{IL} Input Logic Low (Address, Control) test can be divided into two sub tests: V_{ILCA(AC)} test and V_{ILCA(DC)} test.

V_{ILCA(AC)} - AC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the V_{ILCA(AC)} value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 69 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILCA(AC)}	AC input logic LOW	Note 2	V _{REF} - 0.220	Note 2	V _{REF} - 0.300	V	1,2

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.

PASS Condition

The mode value for the high level voltage must be less than or equal to the maximum $V_{ILCA(AC)}$ value.

Measurement Algorithm

- 1 Obtain sample or acquire signal data.
- 1 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following valid rising edge.
- 2 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL,CA(AC)}$ value.
- 3 Continue the previous step with another nine valid negative pulses that were found in the burst.
- 4 Determine the worst result from the set of $V_{IL,CA(AC)}$ measured.

V_{ILCA(DC)} Test

V_{IL} Input Logic Low (Address, Control) test can be divided into two sub tests: V_{ILCA(AC)} test and V_{ILCA(DC)} test.

V_{ILCA(DC)} - DC Input Logic Low (Address, Control).

The purpose of this test is to verify that the histogram mode low level voltage value of the test signal within a valid sampling window is lower than the conformance lower limits of the V_{ILCA(DC)} value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

The value of V_{SSCA} (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{SSCA}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Command/Address Signals
- Chip Select Signals

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 70 Single-ended AC and DC Input Levels for CA and CS_n Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILCA(DC)}	DC input logic LOW	V _{SSCA}	V _{REF} - 0.130	V _{SSCA}	V _{REF} - 0.200	V	1

Test References

See Table 74 - Single-ended AC and DC Input Levels for CA and CS_n Inputs in the *JESD209-2B*.


PASS Condition

The mode value for the histogram of the low level voltage must be less than or equal to the maximum $V_{IL,CA(DC)}$ value.

Measurement Algorithm

- 1 Obtain sample or acquire signal data.
- 1 Find all valid negative pulses. A valid negative pulse starts at V_{REF} crossing at a valid falling edge and ends at V_{REF} crossing at the following valid rising edge.
- 2 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as $V_{IL,CA(DC)}$ value.
- 3 Continue the previous step with another nine valid negative pulses that were found in the burst.
- 4 Determine the worst result from the set of $V_{IL,CA(DC)}$ measured.

5 Single-Ended Signals VIH/VIL (Address, Control) Tests



6 Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests

Probing for Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests 148

VIHDQ(AC) Test 151

VIHDQ(DC) Test 153

VILDQ(AC) Test 155

VILDQ(DC) Test 157

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) tests using an Agilent Infiniium oscilloscope, recommended InfiniMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests

When performing the Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 8 Probing for Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 8](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiumMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “Starting the DDR2(+LP) Compliance Test Application” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 9 Selecting Single-Ended Signals V_{IH}/V_{IL} (Data, Mask) Tests

- 9 Follow the DDR2(+LP) Test application’s task flow to set up the configuration options, run the tests and view the tests results.

$V_{IHDQ(AC)}$ Test

V_{IH} Input Logic High (Data, Mask) test can be divided into two sub tests: $V_{IHDQ(AC)}$ test and $V_{IHDQ(DC)}$ test.

$V_{IHDQ(AC)}$ - AC Input Logic High (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at t_{DS} (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is greater than the conformance lower limits of the $V_{IHDQ(AC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin - Data Strobe Signals

Test Definition Notes from the Specification

Table 71 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{IHDQ(AC)}$	AC input logic HIGH	$V_{REF} + 0.220$	Note 2	$V_{REF} + 0.300$	Note 2	V	1,2,5

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

PASS Condition

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IHDQ(AC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross 0V.
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS\ MIDPOINT} - tDS$.
(tDS – DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{TESTRESULT}$ as the test result for $V_{IHDQ(AC)}$.
- 7 Collect all $V_{IHDQ(AC)}$.
- 8 Determine the worst result from the set of $V_{IHDQ(AC)}$ measured.

$V_{IHDQ(DC)}$ Test

V_{IH} Input Logic High (Data, Mask) test can be divided into two sub tests: $V_{IHDQ(AC)}$ test and $V_{IHDQ(DC)}$ test.

$V_{IHDQ(DC)}$ - DC Input Logic High (Data, Mask).

The purpose of this test is to verify that the histogram min high level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{IH(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance lower limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{DDQ} (which directly affects the conformance lower limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin - Data Strobe Signals

Test Definition Notes from the Specification

Table 72 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{IHDQ(DC)}$	DC input logic HIGH	$V_{REF} + 0.130$	V_{DDQ}	$V_{REF} + 0.200$	V_{DDQ}	V	1

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

PASS Condition

The minimum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the high level voltage shall be greater than or equal to the minimum $V_{IHDQ(DC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and V_{REF} is for single ended DQS.)
- 5 Set up histogram function settings.
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
 - By: Y-position at the V_{REF} voltage level.
- 6 Take the 'Min' value of the histogram as the test result for $V_{IHDQ(DC)}$.
- 7 Collect all $V_{IHDQ(DC)}$.
- 8 Determine the worst result from the set of $V_{IHDQ(DC)}$ measured.

V_{ILDQ(AC)} Test

V_{IL} Input Logic Low (Data, Mask) test can be divided into two sub tests: V_{ILDQ(AC)} test and V_{ILDQ(DC)} test.

V_{ILDQ(AC)} - AC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the voltage level of the test signal at t_{DS} (DM and DQ input setup time in JEDEC specification) before the DQS midpoint is lower than the conformance lower limits of the V_{ILDQ(AC)} value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin - Data Strobe Signals

Test Definition Notes from the Specification

Table 73 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILDQ(AC)}	AC input logic LOW	Note 2	V _{REF} - 0.220	Note 2	V _{REF} - 0.300	V	1,2,5

Test References

See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

PASS Condition

The voltage level at tDS (DM and DQ input setup time in JEDEC specification) before the DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{ILDQ(AC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and V_{REF} is for single ended DQS.)
- 5 Calculate the time where the test result is taken. Calculation is expressed as: $T_{TESTRESULT} = T_{DQS\ MIDPOINT} - tDS$. (tDS – DM and DQ input setup time in JEDEC specification which is due to speed grade.)
- 6 Take voltage level of DQ signal at $T_{TESTRESULT}$ as the test result for $V_{ILDQ(AC)}$.
- 7 Collect all $V_{ILDQ(AC)}$.
- 8 Determine the worst result from the set of $V_{ILDQ(AC)}$ measured.

$V_{ILDQ(DC)}$ Test

V_{IL} Input Logic Low (Data, Mask) test can be divided into two sub tests: $V_{ILDQ(AC)}$ test and $V_{ILDQ(DC)}$ test.

$V_{ILDQ(DC)}$ - DC Input Logic Low (Data, Mask).

The purpose of this test is to verify that the histogram max low level voltage value of the test signal within a valid sampling window is within the conformance limits of the $V_{ILDQ(DC)}$ value specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance upper limit) is set to 0.6V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of V_{SSQ} (which directly affects the conformance lower limit) is set to 0V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{SSQ} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signals) OR
- Data Mask Signals (supported by Data Strobe Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin - Data Strobe Signals

Test Definition Notes from the Specification

Table 74 Single-ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{ILDQ(DC)}$	DC input logic Low	V_{SSQ}	$V_{REF} - 0.130$	V_{SSQ}	$V_{REF} - 0.200$	V	1

Test References


See Table 76 - Single-ended AC and DC Input Levels for DQ and DM in the *JESD209-2B*.

PASS Condition

The maximum value of the test signal from tDS before the DQS midpoint to tDH after the DQS midpoint for the low level voltage shall be less than or equal to the maximum $V_{ILDQ(DC)}$ value.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the burst.
- 4 For all DQ crossings found, locate all the following DQS crossings that cross midpoint. (0V is for differential DQS and V_{REF} is for single ended DQS.)
- 5 Set up histogram function settings.
 - Ax: X-time position where tDS (DM and DQ input setup time in JEDEC specification) before DQS crossing midpoint.
 - Bx: X-time position where tDH (DM and DQ input hold time in JEDEC specification) after DQS crossing midpoint.
 - Ay: Top of the displaying window just to make sure it covers the maximum level of the respective signal.
 - By: Y-position at the V_{REF} voltage level.
- 6 Take the 'Max' value of the histogram as the test result for $V_{ILDQ(DC)}$.
- 7 Collect all $V_{ILDQ(DC)}$.
- 8 Determine the worst result from the set of $V_{ILDQ(DC)}$ measured.



7 Single-Ended Signals AC Parameters Tests for Strobe Signals

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe
Signals 160

VSEH(AC) (strobe) Test 163

VSEL(AC) (strobe) Test 165

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC tests for Strobe Signals using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals

When performing the Single-Ended Signals AC Input Parameters tests for Strobe Signals, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 10 Probing for Single-Ended Signals AC Input Parameters Tests for Strobe Signals with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 10](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “Starting the DDR2(+LP) Compliance Test Application” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.
- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests for Strobe Signals, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 11 Selecting Single-Ended Signals AC Input Parameters Tests for Strobe Signals

- 9 Follow the DDR2(+LP) Test application’s task flow to set up the configuration options, run the tests and view the tests results.

$V_{SEH(AC)}$ (strobe) Test

Single-ended Signal Tests for Strobe Tests can be divided into two subtests: $V_{SEH(AC)}$ and $V_{SEL(AC)}$.

$V_{SEH(AC)}$ - Single-ended High Level Voltage.

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the $V_{SEH(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 75 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{SEH(AC)}$	Single-ended high level for strobes	$(V_{DDQ}/2) + 0.220$	Note 3	$(V_{DDQ}/2) + 0.300$	Note 3	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{SEH(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe positive pulses in this burst. A valid strobe positive pulse starts at the V_{REF} crossing on a valid strobe rising edge and ends at the V_{REF} crossing on the following valid strobe falling edge.
- 4 For the first valid strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMAX. Then perform VTIME at the found TMAX to get the maximum voltage of the pulse. Take the VTIME measurement result as the $V_{SEH(AC)}$ value.
- 5 Continue the previous step for the rest of the valid strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{SEH(AC)}$ measured.

$V_{SEL(AC)}$ (strobe) Test

Single-ended Signal Tests for Strobe Tests can be divided into two subtests: $V_{SEH(AC)}$ and $V_{SEL(AC)}$.

$V_{SEL(AC)}$ - Single-ended Low Level Voltage.

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the $V_{SEL(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 76 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{SEL(AC)}$	Single-ended low level for strobes	Note 3	$(V_{DDQ}/2) - 0.220$	Note 3	$(V_{DDQ}/2) - 0.300$	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{SEL(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid strobe negative pulses in this burst. A valid strobe negative pulse starts at the V_{REF} crossing on a valid strobe falling edge and ends at the V_{REF} crossing on the following valid strobe rising edge.
- 4 For the first valid strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMIN. Then perform VTIME at the found TMIN to get the minimum voltage of the pulse. Take the VTIME measurement result as the $V_{SEL(AC)}$ value.
- 5 Continue the previous step for the rest of the valid strobe negative pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{SEL(AC)}$ measured.



8 Single-Ended Signals AC Parameters Tests for Clocks

Probing for Single-Ended Signals AC Input Parameters Tests for
Clocks 168

VSEH(AC) (clock) Test 170

VSEL(AC) (clock) Test 172

VIHCKE Test - Input Logic High (Clock Enable) Test 174

VILCKE Test - Input Logic Low (Clock Enable) Test 176

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals AC tests for Clocks using an Agilent Infiniium oscilloscope, recommended InfiniMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Single-Ended Signals AC Input Parameters Tests for Clocks

When performing the Single-Ended Signals AC Input Parameters tests for Clocks, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Single-Ended Signals AC Input Parameters tests for Clocks may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 12 Probing for Single-Ended Signals AC Input Parameters Tests for Clocks with Two Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 12](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform a test on all unused RAM on the system by producing a repetitive burst of read-write data signals to the LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For the Single-Ended Signals AC Input Parameters Tests for Clocks, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 13 Selecting Single-Ended Signals AC Input Parameters Tests for Clocks

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

$V_{SEH(AC)}$ (clock) Test

Single-ended Signal Tests for Clock Tests can be divided into two subtests: $V_{SEH(AC)}$ and $V_{SEL(AC)}$.

$V_{SEH(AC)}$ - Single-ended High Level Voltage (clock).

The purpose of this test is to verify that the maximum high pulse voltage must be within the conformance limit of the $V_{SEH(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDCA} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDCA} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Clock Signals

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 77 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{SEH(AC)}$	Single-ended high level for CK_t, CK_c	$(V_{DDCA}/2) + 0.220$	Note 3	$(V_{DDCA}/2) + 0.300$	Note 3	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{SEH(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the entire waveform. A valid Clock positive pulse starts at the V_{REF} crossing on a valid Clock rising edge and ends at the V_{REF} crossing on the following valid Clock falling edge.
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMAX. Then perform VTIME at the found TMAX to get the maximum voltage of the pulse. Take the VTIME measurement result as the $V_{SEH(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Clock positive pulses that were found in the waveform.
- 6 Determine the worst result from the set of $V_{SEH(AC)}$ measured.

$V_{SEL(AC)}$ (clock) Test

Single-ended Signal Tests for Clock Tests can be divided into two subtests: $V_{SEH(AC)}$ and $V_{SEL(AC)}$.

$V_{SEL(AC)}$ - Single-ended Low Level Voltage (clock).

The purpose of this test is to verify that the minimum low pulse voltage must be within the conformance limit of the $V_{SEL(AC)}$ value as specified in the JEDEC specification.

The value of V_{DDCA} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDCA} .

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Clock Signals

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 78 LPDDR2 Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{SEL(AC)}$	Single-ended low level for CK_t, CK_c	Note 3	$(V_{DDCA}/2) - 0.220$	Note 3	$(V_{DDCA}/2) - 0.300$	V	1,2

Test References

See Table 79 - Single-ended Levels for CK_t, DQS_t, CK_c, and DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured $V_{SEL(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the entire waveform. A valid Clock negative pulse starts at the V_{REF} crossing on a valid Clock falling edge and ends at the V_{REF} crossing on the following valid Clock rising edge.
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform TMIN. Then perform VTIME at the found TMIN to get the minimum voltage of the pulse. Take the VTIME measurement result as the $V_{SEL(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses that were found in the waveform.
- 6 Determine the worst result from the set of $V_{SEL(AC)}$ measured.

VIHCKE Test - Input Logic High (Clock Enable) Test

The purpose of this test is to verify that the mode of histogram of the high level voltage value of the test signal within a valid sampling window is greater than the conformance lower limits of the VIHCKE value specified in the JEDEC specification.

The value of VDDCA which directly affect the conformance lower limit is set to 1.2V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of VDDCA.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 79 LPDDR2 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Units	Notes
V _{IHCKE}	CKE Input High Level	0.8 * VDDCA	Note 1	V	1

Test References

See Table 75 - Single-Ended AC and DC Input Levels for CKE in the *JESD209-2B*.

PASS Condition

The mode value for the high level voltage shall be greater than or equal to the minimum VIHCKE value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 2 Find all valid positive pulses. A valid positive pulse starts at V_{REF} crossing at valid rising edge and end at V_{REF} crossing at the following valid falling edge (See notes on threshold).
- 3 Zoom in on the first valid positive pulse and perform VTOP measurement. Take the VTOP measurement results as VIHCKE value.
- 4 Continue the previous step with another 9 valid positive pulses.
- 5 Determine the worst result from the set of VIHCKE measured.

VILCKE Test - Input Logic Low (Clock Enable) Test

The purpose of this test is to verify that the mode of histogram of the low level voltage value of the test signal within a valid sampling window is lower than the conformance maximum limits of the VILCKE value specified in the JEDEC specification.

The value of VDDCA which directly affect the conformance maximum limit is set to 1.2V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of VDDCA.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = any of the signal of interest defined above.

Test Definition Notes from the Specification

Table 80 LPDDR2 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Units	Notes
V_{ILCKE}	CKE Input Low Level	Note 1	$0.2 * VDDCA$	V	1

Test References


See Table 75 - Single-Ended AC and DC Input Levels for CKE in the *JESD209-2B*.

PASS Condition

The mode value for the low level voltage shall be less than or equal to the maximum VILCKE value.

Measurement Algorithm

- 1 Sample/acquire signal data.
- 1 Find all valid negative pulses. A valid negative pulse starts at VREF crossing at valid falling edge and end at VREF crossing at the following rising valid edge (See notes on threshold).
- 2 Zoom in on the first valid negative pulse and perform VBASE measurement. Take the VBASE measurement results as VILCKE value.
- 3 Continue the previous step with another 9 valid negative pulses.
- 4 Determine the worst result from the set of VILCKE measured.



9 Single-Ended Signals Overshoot/Undershoot Tests

Probing for Overshoot/Undershoot Tests 180

AC Overshoot Test 182

AC Undershoot Test 186

This section provides the Methods of Implementation (MOIs) for Single-Ended Signals Overshoot/Undershoot tests using an Agilent Infiniium oscilloscope, recommended Infiniium 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Overshoot/Undershoot Tests

When performing the Single-Ended Signals Overshoot/Undershoot tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 14 Probing for Single-Ended Signals Overshoot/Undershoot Tests

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channel shown in [Figure 14](#) is just an example).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiumMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Single-Ended Signals Overshoot/Undershoot tests, you can select any speed grade within the selection. To select one of the LPDDR2 speed grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 15 Selecting Single-Ended Signals Overshoot/Undershoot Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

AC Overshoot Test

The Overshoot test can be divided into two subtests: Overshoot amplitude and overshoot area. The purpose of this test is to verify that the overshoot value of the test signal from all region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for overshoot test as specified in the JEDEC specification.

When there is an overshoot, the overshoot area is calculated based on the overshoot width. The overshoot area should be lower than or equal to the conformance limit of the maximum overshoot area allowed as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Data Signal OR
- Data Strobe Signal OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 81 AC Overshoot Specification for Address and Control Pins

A0-A15, BA0-BA2, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE, ODT

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for overshoot area	$0.5(0.9)^1$ V	$0.5(0.9)^1$ V	$0.5(0.9)^1$ V	$0.5(0.9)^1$ V
Maximum overshoot area above V_{DD}	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns

Table 82 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins

DQ, (U/L/R)DQS, $\overline{\text{(U/L/R)DQS}}$, DM, CK, $\overline{\text{CK}}$

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for overshoot area	0.5 V	0.5 V	0.5 V	0.5 V
Maximum overshoot area above V_{DDQ}	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns




Figure 75 — AC overshoot and undershoot definition for address and control pins




Figure 76 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 83 AC Overshoot Specification for Address and Control Pins (DDR2-1066)

A0-A15, BA0-BA2, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE, ODT

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	$0.5(0.9)^1$ V
Maximum overshoot area above V_{DD}	0.5 V-ns

Table 84 AC Overshoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

DQ, (U/L/R)DQS, (U/L/R)DQS, DM, CK, CK

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for overshoot area	0.5 V
Maximum overshoot area above V_{DDQ}	0.19 V-ns




Figure 67 — AC overshoot and undershoot definition for address and control pins




Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 85 Table 88 - LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	667	533	466	400	333	266	200	Units
Maximum peak amplitude allowed for overshoot area	Max	0.35										V
Maximum peak amplitude allowed for undershoot area	Max	0.35										V
Maximum area above V_{DD}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V_{SS}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

Test References

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - AC Overshoot/Undershoot Specification in the *JESD209-2B*.

PASS Condition

The measured maximum voltage value of the test signal should be less than or equal to the maximum overshoot value.

The calculated overshoot area value should be less than or equal to the maximum overshoot area allowed.

Measurement Algorithm

- 1 Set the number of sampling points to 2M samples.
- 2 Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- 3 Use TMAX, VMAX to get a timestamp of the maximum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to maximize peak area.
- 5 Find the edges before and after the Overshoot Point at the Supply Reference Level in order to calculate the maximum overshoot length duration. The table below shows the supply reference level for each pin group.

Pin	Supply Reference Level
DDR2 Address and Control Pin	V_{DD}
DDR2 Clock, Data, Strobe, and Mask Pin	V_{DDQ}
LPDDR2 Address, Control, Clock, Chip Select, and Clock Enable	V_{DDCA}
LPDDR2 Data, Strobe, Mask	V_{DDQ}

- 6 Calculate the overshoot amplitude.
Overshoot amplitude = VMAX - supply reference level
(Refer to the table above.)
- 7 Calculate the overshoot area (V-ns)
 - a Area of calculation is based on the area of calculation of a triangle where the overshoot width is used as the triangle base and the overshoot amplitude is used as the triangle height.
 - b Area = $0.5 * \text{base} * \text{height}$.
- 8 Compare the test results with the compliance test limits.

AC Undershoot Test

The Undershoot Test can be divided into two sub-tests: Undershoot amplitude and Undershoot area. The purpose of this test is to verify that the undershoot value of the test signal from all region is lower than or equal to the conformance limit of the maximum peak amplitude allowed for undershoot test as specified in the JEDEC specification.

When there is an undershoot, the undershoot area is calculated based on the undershoot width. The undershoot area should be lower than or equal to the conformance limit of the maximum undershoot area allowed as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ** or **WRITE**

Signal(s) of Interest:

- Data Signal OR
- Data Strobe Signal OR
- Address Signal OR
- Control Signal OR
- Data Mask Control Signal OR
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above

Test Definition Notes from the Specification

Table 86 AC Undershoot Specification for Address and Control Pins

A0-A15, BA0-BA2, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE, ODT

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for undershoot area	$0.5(0.9)^1$ V	$0.5(0.9)^1$ V	$0.5(0.9)^1$ V	$0.5(0.9)^1$ V
Maximum undershoot area below V_{SS}	1.33 V-ns	1.0 V-ns	0.8 V-ns	0.66 V-ns

Table 87 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins

DQ, (U/L/R)DQS, $\overline{\text{(U/L/R)DQS}}$, DM, CK, $\overline{\text{CK}}$

Parameter	Specification			
	DDR2-400	DDR2-533	DDR2-667	DDR2-800
Maximum peak amplitude allowed for undershoot area	0.5 V	0.5 V	0.5 V	0.5 V
Maximum undershoot area below V_{SSQ}	0.38 V-ns	0.28 V-ns	0.23 V-ns	0.23 V-ns




Figure 75 — AC overshoot and undershoot definition for address and control pins




Figure 76 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 88 AC Undershoot Specification for Address and Control Pins (DDR2-1066)

A0-A15, BA0-BA2, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE, ODT

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	$0.5(0.9)^1$ V
Maximum undershoot area below V_{SS}	0.5 V-ns

Table 89 AC Undershoot Specification for Clock, Data, Strobe and Mask Pins (DDR2-1066)

DQ, (U/L/R)DQS, (U/L/R)DQS, DM, CK, CK

Parameter	Specification
	DDR2-1066
Maximum peak amplitude allowed for undershoot area	0.5 V
Maximum undershoot area below V_{SSQ}	0.19 V-ns




Figure 67 — AC overshoot and undershoot definition for address and control pins




Figure 68 — AC overshoot and undershoot definition for clock, data, strobe, and mask pins

Table 90 Table 88 - LPDDR2 AC Overshoot/Undershoot Specification

Parameter		1066	933	800	667	533	466	400	333	266	200	Units
Maximum peak amplitude allowed for overshoot area	Max	0.35										V
Maximum peak amplitude allowed for undershoot area	Max	0.35										V
Maximum area above V_{DD}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns
Maximum area below V_{SS}	Max	0.15	0.17	0.20	0.24	0.30	0.35	0.40	0.48	0.60	0.80	V-ns

Test References

See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins, in the *JEDEC Standard JESD79-2E*.

Also See Table 24 - AC Overshoot/Undershoot Specification for Address and Control Pins and Table 25 - AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins in the *JESD208*.

Also see Table 88 - LPDDR2 AC Overshoot/Undershoot Specification in the *JESD209-2B*.

PASS Condition

The measured minimum voltage value for the test signal should be less than or equal to the maximum undershoot value.

The calculated undershoot area value should be less than or equal to the maximum undershoot area allowed.

Measurement Algorithm

- 1 Set the number of sampling points to 2M samples.
- 2 Sample/acquire signal data and perform signal conditioning to maximize the screen resolution (vertical scale adjustment).
- 3 Use TMAX, VMAX to get a timestamp of the minimum voltage on all regions of acquired waveform.
- 4 Perform manual zoom on waveform to minimum peak area.
- 5 Find the edges before and after the Undershoot Point at the GND ($\sim 0V$) Level in order to calculate the maximum undershoot length duration.
- 6 Calculate Undershoot amplitude.
Undershoot amplitude = $0 - V_{MIN}$.
- 7 Calculate the undershoot area (V-ns)
 - a Area of calculation is based on the area of calculation of a triangle where the undershoot width is used as the triangle base and the undershoot amplitude is used as the triangle height.
 - b Area = $0.5 * \text{base} * \text{height}$.
- 8 Compare the test results with the compliance test limits

9 Single-Ended Signals Overshoot/Undershoot Tests



10 Differential Signals AC Input Parameters Tests

Probing for Differential Signals AC Input Parameters Tests	192
VID(AC), AC Differential Input Voltage - Test for DQS	194
VID(AC), AC Differential Input Voltage - Test for Clock	196
VIX(AC), AC Differential Input Cross Point Voltage - Test for DQS	198
VIX(AC), AC Differential Input Cross Point Voltage - Test for Clock	200
VIHdiff(AC) Test for DQS	202
VIHdiff(AC) Test for Clock	204
VIHdiff(DC) Test for DQS	206
VIHdiff(DC) Test for Clock	208
VILdiff(AC) Test for DQS	210
VILdiff(AC) Test for Clock	212
VILdiff(DC) Test for DQS	214
VILdiff(DC) Test for Clock	216

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Input tests using an Agilent Infiniium oscilloscope, recommended InfiniMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals AC Input Parameters Tests

When performing the Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 16 Probing for Differential Signals AC Input Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 16](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals AC Input Parameters Tests that support DDR2, you can select any speed grade within the selection. To select a LPDDR2 Speed Grade (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 17 Selecting Differential Signals AC Input Parameters Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

$V_{ID(AC)}$, AC Differential Input Voltage - Test for DQS

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the $V_{ID(AC)}$ as specified in the JEDEC specification.

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 91 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{ID(AC)}$	AC differential input voltage	0.5	V_{DDQ}	V	1.3





Figure 74 — Differential signal levels

Table 92 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{ID(AC)}$	AC differential input voltage	0.5	$V_{DDQ} + 0.6$	V	1

Figure 66 — Differential signal levels

JEDEC Standard No. 208



Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

PASS Condition

The calculated magnitude of the differential voltage of the test signals pair shall be within the conformance limits of the $V_{ID(AC)}$ value.

Measurement Algorithm

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write burst of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossing that cross 0V.
- 6 Within the first and second DQS crossing regions, perform VTOP on DQS,Gnd or /DQS,Gnd depending on which one is the positive pulse in current region. Next, perform VBASE on DQS,Gnd or /DQS,Gnd depending on which one is the negative pulse in the current region. Calculate $V_{ID(AC)} = V_{TOP} - V_{BASE}$.
- 7 Perform the previous step on all pairs of DQS crossing.
- 8 Determine the worst result from the set of $V_{ID(AC)}$ measured.

$V_{ID(AC)}$, AC Differential Input Voltage - Test for Clock

The purpose of this test is to verify that magnitude differences between the input differential signal pairs value of the test signals is within the conformance limits of the $V_{ID(AC)}$ as specified in the JEDEC specification.

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Clock Signals.

Test Definition Notes from the Specification

Table 93 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{ID(AC)}$	AC differential input voltage	0.5	V_{DDQ}	V	1.3





Figure 74 — Differential signal levels

Table 94 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{ID(AC)}$	AC differential input voltage	0.5	$V_{DDQ} + 0.6$	V	1

Figure 66 — Differential signal levels

JEDEC Standard No. 208



Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

PASS Condition

The calculated magnitude of the differential voltage for the test signals pair shall be within the conformance limit of the $V_{ID(AC)}$ value.

Measurement Algorithm

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross 0V.
- 4 Within first and second CLK crossing region, perform VTOP on CLK,GND OR /CLK,GND depending on which one is the positive pulse in the current region. Next, perform VBASE on CLK,GND OR /CLK,GND depending on which one is the negative pulse in the current region. Calculate $V_{ID(AC)} = V_{TOP} - V_{BASE}$.
- 5 Perform the previous step on all pairs of CLK crossing until 10 measurement results are collected.
- 6 Determine the worst result from the set of $V_{ID(AC)}$ measured.

$V_{IX(AC)}$, AC Differential Input Cross Point Voltage - Test for DQS

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the $V_{IX(AC)}$ as specified in the JEDEC specification

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 95 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IX(AC)}$	AC differential cross point voltage	$0.5 * V_{DDQ} - 0.175$	$0.5 * V_{DDQ} + 0.175$	V	2





Figure 74 — Differential signal levels

Table 96 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IX(AC)}$	AC differential cross point voltage	$0.5 * V_{DDQ} - 0.175$	$0.5 * V_{DDQ} + 0.175$	V	2

Figure 66 — Differential signal levels

JEDEC Standard No. 208



Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

PASS Condition

The measured crossing point value for the differential test signals pair shall be within the conformance limit of the $V_{IX(ac)}$ value.

Measurement Algorithm

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossing that cross 0V.
- 6 Use VTime to get the actual crossing point voltage value using the timestamp obtained
- 7 Determine the worst result from the set of $V_{IX(AC)}$ measured.

$V_{IX(AC)}$, AC Differential Input Cross Point Voltage - Test for Clock

The purpose of this test is to verify the crossing point voltage value of the input differential test signals pair is within the conformance limits of the $V_{IX(AC)}$ as specified in the JEDEC specification

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Signals

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Clock Signals.

Test Definition Notes from the Specification

Table 97 Differential Input AC Logic Level

Symbol	Parameter	Min	Max	Units	Notes
$V_{IX(AC)}$	AC differential cross point voltage	$0.5 * V_{DDQ} - 0.175$	$0.5 * V_{DDQ} + 0.175$	V	2





Table 98 Differential Input AC Logic Level (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{IX(AC)}$	AC differential cross point voltage	$0.5 * V_{DDQ} - 0.175$	$0.5 * V_{DDQ} + 0.175$	V	2

Figure 66 — Differential signal levels

JEDEC Standard No. 208



Test References

See Table 22 - Differential Input AC Logic Level in the *JEDEC Standard JESD79-2E* and Table 22 - Differential Input AC Logic Level in the *JESD208*.

PASS Condition

The measured crossing point value for the differential test signals pair shall be within the conformance limit of the $V_{IX(AC)}$ value.

Measurement Algorithm

- 1 Sample/acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross 0V.
- 4 Use VTime to get the actual crossing point voltage value by using the timestamp obtained
- 5 Determine the worst result from the set of $V_{IX(AC)}$ measured.

$V_{IHdiff(AC)}$ Test for DQS

$V_{IHdiff(AC)}$ - Differential AC Input Logic High Voltage Test for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{IHdiff(AC)}$ value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{IH(AC)}$ (which directly affect the conformance limit) is set to 0.9V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.82V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of $V_{IH(DC)}$.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 99 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{IHdiff(AC)}$	Differential input high AC	$2 \times (V_{IH(AC)} - V_{REF})$	Note 3	$2 \times (V_{IH(AC)} - V_{REF})$	Note 3	V	2

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{IHdiff(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at 0 Volt crossing at valid Strobe rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe falling edge (see notes on threshold).
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the $V_{IHdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{IHdiff(AC)}$ measured.

V_{IHdiff(AC)} Test for Clock

V_{IHdiff(AC)} - Differential AC Input Logic High Voltage Test for Clock.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{IHdiff(AC)} value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of V_{REF}.

The value of V_{IH(AC)} (which directly affect the conformance limit) is set to 0.9V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.82V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{IH(DC)}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Clock Signals.

Test Definition Notes from the Specification

Table 100 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHdiff(AC)}	Differential input high AC	2 x (V _{IH(AC)} - V _{REF})	Note 3	2 x (V _{IH(AC)} - V _{REF})	Note 3	V	2

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{IHdiff(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the triggered waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock falling edge (see notes on threshold).
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the $V_{IHdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Clock positive pulses.
- 6 Determine the worst result from the set of $V_{IHdiff(AC)}$ measured.

$V_{IHdiff(DC)}$ Test for DQS

$V_{IHdiff(DC)}$ - Differential DC Input Logic High Voltage Test for DQS.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{IHdiff(DC)}$ value as specified in the JEDEC specification.

The value of V_{REF} (which directly affects the conformance limit) is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{IH(DC)}$ which directly affects the conformance limit is set to 0.8V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.73V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of $V_{IH(DC)}$.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 101 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{IHdiff(DC)}$	Differential input high DC	$2 \times (V_{IH(DC)} - V_{REF})$	Note 3	$2 \times (V_{IH(DC)} - V_{REF})$	Note 3	V	1

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{IHdiff(DC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe positive pulses in the burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe falling edge (see notes on threshold).
- 4 For the first valid Strobe positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the $V_{IHdiff(DC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulse in the burst.
- 6 Determine the worst result from the set of $V_{IHdiff(DC)}$ measured.

V_{IHdiff(DC)} Test for Clock

V_{IHdiff(DC)} - Differential DC Input Logic High Voltage Test for Clock.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{IHdiff(DC)} value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

The value of V_{IH(DC)} which directly affects the conformance limit is set to 0.8V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.73V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{IH(DC)}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Clock Signals.

Test Definition Notes from the Specification

Table 102 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{IHdiff(DC)}	Differential input high DC	2 x (V _{IH(DC)} - V _{REF})	Note 3	2 x (V _{IH(DC)} - V _{REF})	Note 3	V	1

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{IHdiff(DC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on a rising edge of the clock signal under test.
- 3 Find all valid Clock positive pulses in the triggered waveform. A valid Clock positive pulse starts at the 0V crossing on a valid Clock rising edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock falling edge (see notes on threshold).
- 4 For the first valid Clock positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VTOP measurement. Take the VTOP measurement result as the $V_{IHdiff(DC)}$ value.
- 5 Continue the previous step for the rest of the valid Clock positive pulses.
- 6 Determine the worst result from the set of $V_{IHdiff(DC)}$ measured.

$V_{ILdiff(AC)}$ Test for DQS

$V_{ILdiff(AC)}$ - Differential AC Input Logic Low Voltage Test for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{ILdiff(AC)}$ value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{IL(AC)}$ which directly affects the conformance limit is set to 0.3V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.38V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of $V_{IH(DC)}$.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 103 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{ILdiff(AC)}$	Differential input low AC	Note 3	$2 \times (V_{REF} - V_{IL(AC)})$	Note 3	$2 \times (V_{REF} - V_{IL(AC)})$	V	2

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{ILdiff(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe rising edge (see notes on threshold).
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the $V_{ILdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses in the burst.
- 6 Determine the worst result from the set of $V_{ILdiff(AC)}$ measured.

V_{ILdiff(AC)} Test for Clock

V_{ILdiff(AC)} - Differential AC Input Logic Low Voltage Test for Clock.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{ILdiff(AC)} value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

The value of V_{IL(AC)} which directly affects the conformance limit is set to 0.3V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.38V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{IH(DC)}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Clock Signals.

Test Definition Notes from the Specification

Table 104 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILdiff(AC)}	Differential input low AC	Note 3	2 x (V _{REF} - V _{IL(AC)})	Note 3	2 x (V _{REF} - V _{IL(AC)})	V	2

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{ILdiff(AC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the triggered waveform. A valid Clock negative pulse starts at the 0V crossing on a valid Clock falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock rising edge (see notes on threshold).
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the $V_{ILdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses.
- 6 Determine the worst result from the set of $V_{ILdiff(AC)}$ measured.

$V_{ILdiff(DC)}$ Test for DQS

$V_{ILdiff(DC)}$ - Differential DC Input Logic Low Voltage Test for DQS.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the $V_{ILdiff(DC)}$ value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF} .

The value of $V_{IL(DC)}$ which directly affects the conformance limit is set to 0.4V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.47V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customize test limit set based on different values of $V_{IH(DC)}$.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Data Strobe Signals
- Supporting Pin = Data Signals

Test Definition Notes from the Specification

Table 105 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
$V_{ILdiff(DC)}$	Differential input low DC	Note 3	$2 \times (V_{REF} - V_{IL(DC)})$	Note 3	$2 \times (V_{REF} - V_{IL(DC)})$	V	1

Test References

See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{ILdiff(DC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal. (See notes on DDR read/write separation.)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Strobe rising edge (see notes on threshold).
- 4 For the first valid Strobe negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the $V_{ILdiff(DC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses in the burst.
- 6 Determine the worst result from the set of $V_{ILdiff(DC)}$ measured.

V_{ILdiff(DC)} Test for Clock

V_{ILdiff(DC)} - Differential DC Input Logic Low Voltage Test for Clock.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{ILdiff(DC)} value as specified in the JEDEC specification.

The value of V_{REF} which directly affects the conformance limit is set to 0.6V for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{REF}.

The value of V_{IL(DC)} which directly affects the conformance limit is set to 0.4V for Speed Grades from LPDDR2-200 to LPDDR2-400 or 0.47V for Speed Grades from LPDDR2-466 to LPDDR2-1066 for the compliance limit set used. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on different values of V_{IH(DC)}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Signal

Required Signals that are needed to perform this test on oscilloscope:

- Pin Under Test, PUT = Clock Signals.

Test Definition Notes from the Specification

Table 106 LPDDR2 Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Units	Notes
		Min	Max	Min	Max		
V _{ILdiff(DC)}	Differential input low DC	Note 3	2 x (V _{REF} - V _{IL(DC)})	Note 3	2 x (V _{REF} - V _{IL(DC)})	V	1

Test References


See Table 77 - Differential AC and DC Input Levels in the *JESD209-2B*.

PASS Condition

The worst measured $V_{ILdiff(DC)}$ shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on a rising edge of the clock signal under test.
- 3 Find all valid Clock negative pulses in the triggered waveform. A valid Clock negative pulse starts at the 0Volt crossing on a valid Clock falling edge (see notes on threshold) and ends at the 0V crossing on the following valid Clock rising edge (see notes on threshold).
- 4 For the first valid Clock negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display, and perform the VBASE measurement. Take the VBASE measurement result as the $V_{ILdiff(DC)}$ value.
- 5 Continue the previous step for the rest of the valid Clock negative pulses.
- 6 Determine the worst result from the set of $V_{ILdiff(DC)}$ measured.



11 Differential Signal AC Output Parameters Tests

Probing for Differential Signals AC Output Parameters Tests	220
VOX , AC Differential Output Cross Point Voltage - Test	222
SRQdiffR(40ohm) Test	224
SRQdiffF(40ohm) Test	226
SRQdiffR(60ohm) Test	228
SRQdiffF(60ohm) Test	230
VOHdiff(AC) Test	232
VOLDiff(AC) Test	234

This section provides the Methods of Implementation (MOIs) for Differential Signals AC Output tests using an Agilent Infiniium oscilloscope, recommended InfiniMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals AC Output Parameters Tests

When performing Differential Signals AC Input Parameters tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Differential Signals AC Output Parameters tests may look similar to below diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 18 Probing for Differential Signals AC Output Parameters Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 18](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals AC Output Parameters Tests that support DDR2, you can select any DDR2 speed grade within the selection. For Differential Signals AC Output Parameters Tests that support LPDDR2, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 19 Selecting Differential Signals AC Output Parameters Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{OX} , AC Differential Output Cross Point Voltage - Test

The purpose of this test is to verify the crossing point of the output differential test signals pair is within the conformance limits of the $V_{OX(AC)}$ as specified in the JEDEC specification.

The value of V_{DDQ} which directly affects the conformance lower limit is set to 1.8V. User may choose to use the UDL (User Defined Limit) feature in the application to perform this test against a customized test limit set based on the different values of V_{DDQ} .

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - any signal of interest, as defined above
- Supporting Pin - a corresponding DQ signal

Test Definition Notes from the Specification

Table 107 Differential AC Output Parameters

Symbol	Parameter	Min	Max	Units	Notes
$V_{OX(AC)}$	AC differential cross point voltage	$0.5 * V_{DDQ} - 0.125$	$0.5 * V_{DDQ} + 0.125$	V	1





Figure 74 — Differential signal levels

Table 108 Differential AC Output Parameters (DDR2-1066)

Symbol	Parameter	Min	Max	Units	Notes
$V_{OX(AC)}$	AC differential cross point voltage	$0.5 * V_{DDQ} - 0.125$	$0.5 * V_{DDQ} + 0.125$	V	1

Figure 66 — Differential signal levels

JEDEC Standard No. 208



Test References

See Table 23 - Differential AC Output Logic Level in the *JEDEC Standard JESD79-2E* and Table 23 - Differential AC Output Logic Level in the *JESD208*.

PASS Condition

The measured crossing point value for the differential test signals pair should be within the conformance limits of $V_{OX(AC)}$ value.

Measurement Algorithm

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.
- 4 Take the first valid READ burst found.
- 5 Find all differential DQS crossings that cross 0V.
- 6 Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of $V_{OX(AC)}$ measured.

SRQdiffR(40ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffR(40ohm) - Differential Output Rising Slew Rate (40ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 109 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Single-ended Output Slew Rate (RON = 40ohms +/- 30%)	SRQdiff	3.0	7.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the *JESD209-2B*.

PASS Condition

The worst measured SRQdiffR shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing.
- 4 For all valid Strobe rising edges, find the transition time, T_R , which is the time that starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing. Then calculate $SRQdiffR = [V_{OHdiff(AC)} - V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of $SRQdiffR$ measured.

SRQdiffF(40ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffF(40ohm) - Differential Output Falling Slew Rate (40ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 110 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 40ohms +/- 30%)	SRQdiff	3.0	7.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the *JESD209-2B*.

PASS Condition

The worst measured SRQdiff shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing.
- 4 For all valid Strobe falling edges, find the transition time, T_R , which is the time that starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing. Then calculate $SRQdiffF = [V_{OHdiff(AC)} - V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of $SRQdiffF$ measured.

SRQdiffR(60ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffR(60ohm) - Differential Output Rising Slew Rate (60ohms).

The purpose of this test is to verify that the differential rising slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 111 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQdiff	2.0	5.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the *JESD209-2B*.

PASS Condition

The worst measured SRQdiffR shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe rising edges in this burst. A valid Strobe rising edge starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing.
- 4 For all valid Strobe rising edges, find the transition time, T_R , which is the time that starts at the $V_{OLdiff(AC)}$ crossing and ends at the following $V_{OHdiff(AC)}$ crossing. Then calculate $SRQ_{diffR} = [V_{OHdiff(AC)} - V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of SRQ_{diffR} measured.

SRQdiffF(60ohm) Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, $V_{OHdiff(AC)}$ test, and $V_{OLdiff(AC)}$ test.

SRQdiffF(60ohm) - Differential Output Falling Slew Rate (60ohms).

The purpose of this test is to verify that the differential falling slew rate value of the test signal must be within the conformance limit of the SRQdiff value as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 112 LPDDR2 Output Slew Rate (differential)

Parameter	Symbol	LPDDR2-1066 to LPDDR2-200		Units
		Min	Max	
Differential Output Slew Rate (RON = 60ohms +/- 30%)	SRQdiff	2.0	5.0	V/ns

Test References

See Table 87 - Output Slew Rate (differential) in the *JESD209-2B*.

PASS Condition

The worst measured SRQdiff shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.

- 3 Find all valid Strobe falling edges in this burst. A valid Strobe falling edge starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing.
- 4 For all valid Strobe falling edges, find the transition time, T_R , which is the time that starts at the $V_{OHdiff(AC)}$ crossing and ends at the following $V_{OLdiff(AC)}$ crossing. Then calculate $SRQdiffF = [V_{OHdiff(AC)} - V_{OLdiff(AC)}]/T_R$.
- 5 Determine the worst result from the set of $SRQdiffF$ measured.

V_{OHdiff(AC)} Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V_{OHdiff(AC)} test, and V_{OLdiff(AC)} test.

V_{OHdiff(AC)} - Differential AC Output Logic High Voltage.

The purpose of this test is to verify that the high level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{OHdiff(AC)} value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 113 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OHdiff(AC)}	AC differential output high measurement level (for output SR)	0.25 x V _{DDQ}	V	

Test References

See Table 83 - Differential AC and DC Output Levels in the *JESD209-2B*.

PASS Condition

The worst measured V_{OHdiff(AC)} shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe positive pulses in this burst. A valid Strobe positive pulse starts at the 0V crossing on a valid Strobe rising edge and ends at the 0V crossing on the following valid Strobe falling edge.
- 4 For the first valid positive pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VTOP measurement. Take the VTOP measurement result as the $V_{OHdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe positive pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{OHdiff(AC)}$ measured.

V_{OLdiff(AC)} Test

AC Output Parameter Tests can be divided into six subtests: SRQdiffR(40ohm) test, SRQdiffF(40ohm) test, SRQdiffR(60ohm) test, SRQdiffF(60ohm) test, V_{OHdiff(AC)} test, and V_{OLdiff(AC)} test.

V_{OLdiff(AC)} - Differential AC Output Logic Low Voltage.

The purpose of this test is to verify that the low level voltage value of the test signal within a valid sampling window must be within the conformance limit of the V_{OLdiff(AC)} value as specified in the JEDEC specification.

The value of V_{DDQ} (which directly affects the conformance limit) is set to 1.2V for the compliance limit set used. You may choose to use the User Defined Limit feature in the application to perform this test against a customized test limit set based on different values of V_{DDQ}.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supporting Pin - Data Signals

Test Definition Notes from the Specification

Table 114 LPDDR2 Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Units	Notes
V _{OLdiff(AC)}	AC differential output low measurement level (for output slew rate)	-0.25 x V _{DDQ}	V	

Test References

See Table 83 - Output Slew Rate (differential) in the *JESD209-2B*.

PASS Condition

The worst measured V_{OLdiff(AC)} shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid Strobe negative pulses in this burst. A valid Strobe negative pulse starts at the 0V crossing on a valid Strobe falling edge and ends at the 0V crossing on the following valid Strobe rising edge.
- 4 For the first valid negative pulse, zoom in on the pulse so that it appears on the oscilloscope's display and perform the VBASE measurement. Take the VBASE measurement result as the $V_{OLdiff(AC)}$ value.
- 5 Continue the previous step for the rest of the valid Strobe negative pulses that were found in the burst.
- 6 Determine the worst result from the set of $V_{OLdiff(AC)}$ measured.

11 Differential Signal AC Output Parameters Tests



12

Differential Signals Clock Cross Point Voltage Tests

Probing for Differential Signals Clock Cross Point Voltage Tests [238](#)

VIXCA, Clock Cross Point Voltage - Test [240](#)

This section provides the Methods of Implementation (MOIs) for Differential Signals Clock Cross Point Voltage tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals Clock Cross Point Voltage Tests

When performing the Differential Signals Clock Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 20 Probing for Differential Signals Clock Cross Point Voltage Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 20](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals Clock Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 21 Selecting Differential Signals Clock Cross Point Voltage Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IXCA} Clock Cross Point Voltage - Test

The purpose of this test is to verify the crossing point voltage value of the input differential Clock signals pair is within the conformance limits of the V_{IXCA} as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Clock Signal

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Clock Signals

Test Definition Notes from the Specification

Table 115 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200		Units	Notes
		Min	Max		
V_{IXCA}	Differential input cross point voltage relative to $V_{DDCA}/2$ for CK_t, CK_c	-120	120	mV	1,2

Test References

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the *JESD209-2B*.

PASS Condition


The measured crossing point value for the differential Clock signals pair should be within the conformance limits of V_{IXCA} value.

Measurement Algorithm

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Find the first 10 differential CLK crossing that cross 0V.

- 4 Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 5 Determine the worst result from the set of V_{IXCA} measured.

12 Differential Signals Clock Cross Point Voltage Tests



13 Differential Signals Strobe Cross Point Voltage Tests

Probing for Differential Signals Strobe Cross Point Voltage Tests [244](#)
VIXDQ, Strobe Cross Point Voltage - Test [246](#)

This section provides the Methods of Implementation (MOIs) for Differential Signals Strobe Cross Point Voltage tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Differential Signals Strobe Cross Point Voltage Tests

When performing the Differential Signals Strobe Cross Point Voltage tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for the Differential Signals AC Input Parameters tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance application for the exact number of probe connections.




Figure 22 Probing for Differential Signals Strobe Cross Point Voltage Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 22](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all unused RAM on the system by producing repetitive burst of read-write data signals to the LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Differential Signals Strobe Cross Point Voltage Tests, you can select any LPDDR2 speed grade within the selection. To see the LPDDR2 Speed Grades, check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 23 Selecting Differential Signals Strobe Cross Point Voltage Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

V_{IXDQ} Strobe Cross Point Voltage - Test

The purpose of this test is to verify the crossing point voltage value of the input differential Strobe signals pair is within the conformance limits of the V_{IXDQ} as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signals (supported by Data Signals)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - Data Strobe Signals
- Supported Pin - Data Signals

Test Definition Notes from the Specification

Table 116 Cross Point Voltage for Differential Input Signals (CK, DQS)

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200		Units	Notes
		Min	Max		
V_{IXDQ}	Differential input cross point voltage relative to $V_{DDCA}/2$ for CK_t, CK_c	-120	120	mV	1,2

Test References

See Table 80 - Cross Point Voltage for Differential Input Signals (CK, DQS) in the *JESD209-2B*.

PASS Condition


The measured crossing point value for the differential Strobe signals pair should be within the conformance limits of V_{IXDQ} value.

Measurement Algorithm

- 1 Obtain sample or acquire data waveforms.
- 2 Use Subtract FUNC to generate the differential waveform from the two source inputs.
- 3 Split read and write bursts of the acquired signal.

- 4 Take the first valid WRITE burst found.
- 5 Find all differential DQS crossings that cross 0V.
- 6 Use VTIME to get the actual crossing point voltage value by using the timestamp obtained.
- 7 Determine the worst result from the set of V_{IXDQ} measured.

13 Differential Signals Strobe Cross Point Voltage Tests



14 Clock Timing (CT) Tests

- Probing for Clock Timing Tests 250
- tAC, DQ Output Access Time from CK/CK# - Test 252
- tDQSCK, DQS Output Access Time from CK/CK# - Test 254
- tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c - Test 258
- tDVAC (Clock), Time Above VIHdiff(AC)/below VILdiff(AC) - Test 261
- tQHS, Data Hold Skew Factor - Test 264
- tDQSCKDS Test - DQSCK Delta Short Test 266
- tDQSCKDM Test - DQSCK Delta Medium Test 269

This section provides the Methods of Implementation (MOIs) for Clock Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

Probing for Clock Timing Tests

When performing the Clock Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Clock Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 24 Probing for Clock Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 24](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform test on all the unused RAM on the

system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Clock Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. For tests that support LPDDR2, check the Low Power box to see the LPDDR2 Speed Grade options.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 25 Selecting Clock Timing Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tAC, DQ Output Access Time from CK/CK# - Test

The purpose of this test is to verify that the time interval from data output (DQ rising and falling edge) access time to the nearest rising or falling edge of the clock must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 117 Timing Parameters by Speed Grade (DDR2-400 and DDR-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ output access time from CK/ $\overline{\text{CK}}$	tAC	-600	+600	-500	+500	ps	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ output access time from CK/ $\overline{\text{CK}}$	tAC	-450	450	-400	400	ps	40

Table 118 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ output access time from CK/ $\overline{\text{CK}}$	tAC	-350	350	ps	35

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The worst measured tAC shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at V_{REF} in the burst.
- 4 For all DQ crossings found, locate the nearest rising Clock crossing at 0V.
- 5 Take the time difference from DQ crossing to the corresponding Clock crossing as the tAC.
- 6 Determine the worst result from the set of tAC measured.

tDQSCK, DQS Output Access Time from CK/CK# - Test

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the nearest rising or falling edge of the clock is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, for LPDDR2, refer to tDQSCK Test (Low Power)**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 119 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS output access time from CK/ $\overline{\text{CK}}$	tDQSCK	-500	+500	-450	+450	ps	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS output access time from CK/ $\overline{\text{CK}}$	tDQSCK	-400	400	-350	350	ps	40

Figure 33 — Burst read operation: RL = 5 (AL = 2, CL = 3, BL = 4) JEDEC Standard No. 79-2E





Figure 34 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8) JEDEC Standard No. 79-2E



14 Clock Timing (CT) Tests

Table 120 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS output access time from CK/ $\overline{\text{CK}}$	tDQSK	-325	325	ps	35

Figure 25 — Burst read operation: RL = 5 (AL = 2, CL = 3, BL = 4) Standard No. 208





Figure 26 — Burst read operation: RL = 3 (AL = 0 and CL = 3, BL = 8) Standard No. 208



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The worst measured tDQSK shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossings at V_{REF} in the said burst.
- 4 For all DQS crossings found, locate the nearest rising Clock crossing at 0V.
- 5 Take the time difference from DQS crossing to the corresponding Clock crossing as the tDQSCK
- 6 Determine the worst result from the set of tDQSCK measured.

tDQSCK (Low Power), DQS Output Access Time from CK_t, CK_c - Test

The purpose of this test is to verify that the time interval from the data strobe output's (DQS rising edge) first rising edge to the rising edge of the clock that is before the nearest rising edge of the clock delayed *tDQSCK Delay* cycles, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2, for DDR2, refer to tDQSCK Test**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 121 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2								Unit
				1066	933	800	667	533	466* ⁵	400	333	
Read Parameters*¹⁴												
DQS output access time from CK_t/CK_c	tDQSK	min		2500								ps
		max		5500								




Figure 23 — Data output (read) timing ($t_{DQSKmax}$)




Figure 24 — Data output (read) timing ($t_{DQSKmin}$)

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tDQSK should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all DQS middle cross points at V_{REF} in the burst.
- 4 Find all Clock middle cross points at V_{REF} in the burst.
- 5 Find the first DQS rising edge in the READ burst by searching for the earliest rising cross point among all the DQS middle cross points. Take the first DQS rising edge as the tDQSCK strobe point.
- 6 Find the closest Clock-DQS (the Clock rising middle crossing point that is closest to the first DQS rising edge).
- 7 Find the tDQSCK clock point. It is the Clock middle crossing point right before the closest Clock-DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1, then the tDQSCK clock point is the Clock middle crossing point right before the closest Clock-DQS. If tDQSCK Delay = 3, then the tDQSCK clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 8 Compare the tDQSCK strobe point to the tDQSCK clock point as the test result. Mathematically, test result = tDQSCK strobe point - tDQSCK clock point.
- 9 Display the test result by going to the measurement location on the waveform and locate the marker to tDQSCK strobe point and tDQSCK clock point.
- 10 Compare the test result against the compliance test limit.

tDVAC (Clock), Time Above $V_{IHdiff(AC)}$ /below $V_{ILdiff(AC)}$ - Test

The purpose of this test is to verify that the time the clock signal is above $V_{IHdiff(AC)}$ and below $V_{ILdiff(AC)}$ must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ or WRITE**

Signal(s) of Interest:

- Clock Signals

Signals required to perform the test on the oscilloscope:

- Clock Signal, CK

Test Definition Notes from the Specification

Table 122 Allowed time before ringback (t_{DVAC}) for CK_t-CK_s and DQS_t-DQS_c

Slew Rate	t_{DVAC} [ps] @ $ V_{IH}/L_{diff(AC)} = 440$ mV	t_{DVAC} [ps] @ $ V_{IH}/L_{diff(AC)} = 600$ mV
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0




Figure 108 — Definition of differential ac-swing and “time above ac-level” t_{DVAC}

Test References

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK_t-CK_s and DQS_t-DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured tDVAC(Clock) shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on rising edge of the clock signal under test.
- 3 Find all crossings on rising/falling edges of the signal under test that cross $V_{ILdiff}(AC)$.
- 4 Find all crossings on rising/falling edges of the signal under test that cross $V_{IHdiff}(AC)$.
- 5 tDVAC(Clock) is the time interval starting from a rising $V_{IHdiff}(AC)$ crossing point and ending at the following falling $V_{IHdiff}(AC)$ crossing point.
- 6 tDVAC(Clock) is also the time interval starting from a falling $V_{ILdiff}(AC)$ crossing point and ending at the following rising $V_{ILdiff}(AC)$ crossing point.
- 7 Collect all tDVAC(Clock) results.
- 8 Determine the worst result from the set of tDVAC(Clock) measured.
- 9 Report the worst result from the set of tDVAC(Clock) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based upon the worst tDVAC(Clock) and slew rate reported.

tQHS, Data Hold Skew Factor - Test

The purpose of this test is to verify that the time interval from the data output (DQ rising and falling edge) associated with a falling clock edge access time to the nearest falling edge of the clock must be within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signals (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional Signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)

Signals required to perform the test on the oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS (*Optional)

Test Definition Notes from the Specification

Table 123 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	200* ⁵	
Read Parameters*¹⁴														
Data hold skew factor	tQHS	max		230	260	280	340	400	450	480	600	750	1000	ps

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The worst measured tQHS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split the read and write bursts of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all of the Data middle crossing points at V_{REF} in the burst.
- 4 For the first found Data middle crossing point, find the Clock middle crossing point that is closest to the first Data middle crossing point. If the closest clock crossing point is a falling edge then compare these two crossing points and store as a measurement result in a result list. If the closest clock crossing point is a rising edge then disregard the found points as measurement results.
- 5 Perform the previous step for the rest of the found Data middle crossing points.
- 6 Find the worst measurement among all values in the result list. Take the worst measurement as the test result.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Data middle crossing point and Clock middle crossing point.
- 8 Compare the worst result against the compliance test limit.

tDQSCKDS Test - DQSCK Delta Short Test

The purpose of this test is to verify that the DQSCK difference within 160 ns must be within the conformance limit as specified in the JEDEC specification. Each individual DQSCK is defined as time interval from data strobe output (DQS Rising) first rising edge of sub-burst to the rising edge of the clock that before tDQSCK delay (cycle) before nearest rising edge of the clock.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **READ**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS

Test Definition Notes from the Specification

Table 124 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466*5	400	333	266*5	200*5	
Read Parameters*14														
DQSCKDelta Short	tDQSCKDS	max		330	380	450	540	670	770	900	1080	1350	1800	ps




Figure 31 — LPDDR2: t_{DQSCKDS} timing

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The worst measured tDQSCKDS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Gather all tDQCKm value in all valid READ bursts found in acquisition. Here is the sub-procedure to measure tDQCKm value;
- 3 Evaluate all the sub-burst in the current burst by checking with Chip Select signal.
- 4 Find all DQS middle cross point at Vref in the said burst. (See notes on threshold)

- 5 Find all Clock middle cross point at Vref in the said burst. (See notes on threshold)
- 6 For sub-burst # 1, find the first DQS rising edge by search the earliest rising cross point among all found DQS middle cross point within current sub-burst. Take the found point (first DQS rising edge) as tDQSCKm strobe point.
- 7 Find the closest Clock - DQS : the Clock rising middle cross point that closest to first DQS rising edge.
- 8 Find tDQSCKm clock point which clock middle crosspoint that before closest Clock - DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. In example, for tDQSCK Delay = 1, tDQSCKm clock point is clock middle crosspoint that previous of closest Clock - DQS. For tDQSCK Delay = 3, tDQSCKm clock point is clock middle crosspoint that three clock before with closest Clock - DQS. tDQSCK Delay is configurable in configuration page.
- 9 Compare these tDQSCKm strobe point to tDQSCKm clock point as a tDQSCKm value. Mathematically, $tDQSCKm = tDQSCKm \text{ strobe point} - tDQSCKm \text{ clock point}$.
- 10 Repeat procedure (d) to (g) for the rest of sub-burst in the current burst.
- 11 Perform checking of tDQSCKm #1 value with tDQSCKm #2 value. If the distance of clock reference of these two measured tDQSCKm is within 160 ns, then compare tDQSCKm #1 value and tDQSCKm #2 value. Mathematically, $tDQSCKDS \#1 = |tDQSCKm \#1 - tDQSCKm \#2|$. Otherwise, if the distance of clock reference of these two measured tDQSCKm is more than 160ns, disregard to perform any comparison. Perform this procedure to all possible cross check of gathered tDQSCKm.
- 12 The largest tDQSCKDS value found will be taken as test result.
- 13 Display the test result by spot to measurement location on waveform and locate the marker to tDQSCKm strobe point and tDQSCKm clock point for pair of worst tDQSCKm.
- 14 Compare test result to compliance test limit.

tDQSCKDM Test - DQSCK Delta Medium Test

The purpose of this test is to verify that the DQSCK difference within 1.6 us must be within the conformance limit as specified in the JEDEC specification. Each individual DQSCK is defined as time interval from data strobe output (DQS Rising) first rising edge of sub-burst to the rising edge of the clock that before tDQSCK delay (cycle) before nearest rising edge of the clock.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **READ**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

Data Strobe Signal (supported by Data Signal)

- Clock Signal (CK as Reference Signal)

Optional Signal(s):

Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ
- Data Strobe Signal, DQS
- Clock Signal, CK
- Chip Select Signal, CS

Test Definition Notes from the Specification

Table 125 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466*5	400	333	266*5	200*5	
Read Parameters*14														
DQSCK Delta Medium	t _{DQSCKDM}	max		680	780	900	1050	1350	1550	1800	1900	2000	2100	ps




Figure 30 — LPDDR2: t_{DQSKDM} timing

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition


The worst measured t_{DQSKDM} shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Gather all t_{DQSKm} value in all valid READ bursts found in acquisition. Here is the sub-procedure to measure t_{DQSKm} value;
- 3 Evaluate all the sub-burst in the current burst by checking with Chip Select signal.

- 4 Find all DQS middle cross point at V_{ref} in the said burst. (See notes on threshold)
- 5 Find all Clock middle cross point at V_{ref} in the said burst. (See notes on threshold)
- 6 For sub-burst # 1, find the first DQS rising edge by search the earliest rising cross point among all found DQS middle cross point within current sub-burst. Take the found point (first DQS rising edge) as tDQSCKm strobe point.
- 7 Find the closest Clock - DQS : the Clock rising middle cross point that closest to first DQS rising edge.
- 8 Find tDQSCKm clock point which clock middle crosspoint that before closest Clock - DQS at tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. In example, for tDQSCK Delay = 1, tDQSCKm clock point is clock middle crosspoint that previous of closest Clock - DQS. For tDQSCK Delay = 3, tDQSCKm clock point is clock middle crosspoint that three clock before with closest Clock - DQS. tDQSCK Delay is configurable in configuration page.
- 9 Compare these tDQSCKm strobe point to tDQSCKm clock point as a tDQSCKm value. Mathematically, $tDQSCKm = tDQSCKm \text{ strobe point} - tDQSCKm \text{ clock point}$.
- 10 Repeat procedure (d) to (g) for the rest of sub-burst in the current burst.
- 11 Perform checking of tDQSCKm #1 value with tDQSCKm #2 value. If the distance of clock reference of these two measured tDQSCKm is within 1.6us, then compare tDQSCKm #1 value and tDQSCKm #2 value. Mathematically, $tDQSCKDM \#1 = |tDQSCKm \#1 - tDQSCKm \#2|$. Otherwise, if the distance of clock reference of these two measured tDQSCKm is more than 1.6us, disregard to perform any comparison. Perform this procedure to all possible cross check of gathered tDQSCKm.
- 12 The largest tDQSCKDM value found will be taken as test result.
- 13 Display the test result by spot to measurement location on waveform and locate the marker to tDQSCKm strobe point and tDQSCKm clock point for pair of worst tDQSCKm.
- 14 Compare test result to compliance test limit.

14 Clock Timing (CT) Tests



15 Data Strobe Timing (DST) Tests

Probing for Data Strobe Timing Tests	275
tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test	277
tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test	280
tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test	283
tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test	286
tQH, DQ/DQS Output Hold Time From DQS - Test	290
tDQSS, DQS Latching Transition to Associated Clock Edge - Test	294
tDQSH, DQS Input HIGH Pulse Width - Test	299
tDQSL, DQS Input Low Pulse Width - Test	303
tDSS, DQS Falling Edge to CK Setup Time - Test	307
tDSH, DQS Falling Edge Hold Time from CK - Test	311
tWPST, Write Postamble - Test	315
tWPRE, Write Preamble - Test	319
tRPRE, Read Preamble - Test	323
tRPST, Read Postamble - Test	328
tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test	333
tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test	336
tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test	339
tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test	342
tQSH, DQS Output High Pulse Width - Test	345
tQSL, DQS Output Low Pulse Width - Test	348
tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test	351
tDVAC (Strobe), Time Above VIHdiff(AC)/below VILdiff(AC) - Test	354

This section provides the Methods of Implementation (MOIs) for Data Strobe Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

15 Data Strobe Timing (DST) Tests

NOTE

Both $XYZ\#$ and \overline{XYZ} are referring to compliment. Thus, $CK\#$ is the same as \overline{CK} .

Probing for Data Strobe Timing Tests

When performing the Data Strobe Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Strobe Timing tests may look similar to the following diagram. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 26 Probing for Data Strobe Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 26](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Clock Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To access the LPDDR2 Speed Grade options (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 27 Selecting Data Strobe Timing Tests

- 9 Follow the DDR2(+LP) Test application’s task flow to set up the configuration options, run the tests and view the tests results.

tHZ(DQ), DQ Out HIGH Impedance Time From CK/CK# - Test

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, for LPDDR2, refer to the tHZ(DQ) Test (Low Power)**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 126 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
Data-out high-impedance time from CK/ $\overline{\text{CK}}$	tHZ	x	tAC max	x	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Data-out high-impedance time from CK/ $\overline{\text{CK}}$	tHZ	x	tAC max	x	tAC max	ps	18, 40

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E





Table 127 Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Data-out high-impedance time from CK/ $\overline{\text{CK}}$	tHZ	x	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The measured $t_{HZ}(DQ)$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find $t_{HZEndPoint}(DQ)$ of the burst.
- 4 Find the nearest rising Clock crossing.
- 5 $t_{HZ}(DQ)$ is the time interval of the rising Clock edge's crossing point to the $t_{HZEndPoint}$.
- 6 Report $t_{HZ}(DQ)$

NOTE

Some designs do not have tri-state at V_{REF} (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

tLZ(DQS), DQS Low-Impedance Time from CK/CK# - Test

The purpose of this test is to verify that the time when the DQS starts driving (from tri-state to HIGH/LOW state) to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, for LPDDR2, refer to tLZ(DQS) Test (Low Power)**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 128 Timing Parameter By Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQS)	tAC min	tAC max	tAC min	tAC max	ps	18, 40

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E





Table 129 Timing Parameter By Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS/ $\overline{\text{DQS}}$ low-impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQS)	tAC min	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The measured $tLZ(DQS)$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find $tLZBeginPoint(DQS)$ of the burst.
- 4 Find the nearest Clock rising edge.
- 5 $tLZ(DQS)$ is the time interval of the rising Clock edge's crossing point to the $tLZBeginPoint(DQS)$.
- 6 Report $tLZ(DQS)$

tLZ(DQ), DQ Low-Impedance Time from CK/CK# - Test

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, for LPDDR2, refer to the tLZ(DQ) Test (Low Power)**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 130 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ LOW impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ LOW impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQ)	2 x tAC min	tAC max	2 x tAC min	tAC max	ps	18, 40

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E





Table 131 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ LOW impedance time from CK/ $\overline{\text{CK}}$	tLZ(DQ)	2 x tAC min	tAC max	ps	15,35

Figure 85 — Method for calculating transitions and endpoints

Standard No. 208



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The measured $tLZ(DQ)$ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find $tLZBeginPoint(DQ)$ of the said burst.
- 4 Find the nearest Clock rising edge.
- 5 $tLZ(DQ)$ is the time interval of the rising Clock edge's crossing point to the $tLZBeginPoint(DQ)$.
- 6 Report $tLZ(DQ)$

tDQSQ, DQS-DQ Skew for DQS and Associated DQ Signals - Test

The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and falling edge) access time to the associated data (DQ rising and falling) signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 and LPDDR2**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 132 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	350	x	300	ps	13

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	240	-	200	ps	13





Table 133 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS-DQ skew for DQS and associated DQ signals	tDQSQ	x	175	ps	11

15 Data Strobe Timing (DST) Tests

Figure 24 — Data output (read) timing Standard No. 208




Figure 76 — Data output (read) timing Standard No. 208




Table 134 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466*5	400	333	266*5	200*5	
Read Parameters*14														
DQS-DQ skew	tDQSQ	max		200	220	240	280	340	370	400	500	600	700	ps

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in *JESD209-2B*.

PASS Condition

The worst measured tDQSQ shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at V_{REF} in the said burst.
- 4 For all DQ crossings found, locate the nearest DQS crossing (rising and falling).
- 5 Take the time difference from DQ crossing to DQS crossing as the t_{DQSQ} .
- 6 Determine the worst result from the set of t_{DQSQ} measured.

tQH, DQ/DQS Output Hold Time From DQS - Test

The purpose of this test is to verify that the time interval from the data output hold time (DQ rising and falling edge) from the DQS (rising and falling edge) is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 and LPDDR2**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 135 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	tHP-tQHS	x	ps	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	tHP-tQHS	x	ps	39




Figure 32 — Data output (read) timing




Figure 84 — Data output (read) timing

Table 136 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ/DQS output hold time from DQS	tQH	tHP-tQHS	x	ps	34

15 Data Strobe Timing (DST) Tests

Figure 24 — Data output (read) timing Standard No. 208




Figure 76 — Data output (read) timing Standard No. 208




Table 137 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2									Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	
Read Parameters*¹⁴													
DQ/DQS output hold time from DQS	t_{QH}	min		$t_{QHP} - t_{QHS}$									ps

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in *JESD209-2B*.

PASS Condition

The worst measured t_{QH} shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQ crossings at V_{REF} in the said burst.
- 4 For all DQ crossings found, locate the nearest DQS rising/falling crossing.
- 5 Using the found DQS rising/falling crossing, locate the DQS rising/falling crossing prior to it.
- 6 Take the time difference from DQ crossing to DQS crossing as the tQH.
- 7 Determine the worst result from the set of tQH measured.

tDQSS, DQS Latching Transition to Associated Clock Edge - Test

The purpose of this test is to verify that the time interval from the data strobe output (DQS falling edge) access time to the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, for LPDDR2, refer to the tDQSS Test (Low Power)**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 138 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK	

Parameter	Symbol	DDR2-667		DDR2-180		Units	Specific Notes
		Min	Max	Min	Max		
DQS latching rising transitions to associated clock edges	tDQSS	-0.25	0.25	-0.25	0.25	tCK(avg)	30




Figure 39 — Burst write operation: RL = 5 (AL=2, CL=3), WL = 4, BL = 4




Figure 40 — Burst write operation: RL = 3 (AL=0, CL=3), WL = 2, BL = 4





Figure 36 — Write data mask

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

PASS Condition

The worst measured t_{DQSS} shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS crossings in the said burst.
- 4 For all DQS crossings found, locate the nearest Clock rising crossing.

15 Data Strobe Timing (DST) Tests

- 5 Take the time difference from DQS crossing to Clock crossing as the tDQSS.
- 6 Determine the worst result from the set of tDQSS measured.

tDQSH, DQS Input HIGH Pulse Width - Test

The purpose of this test is to verify that the width of the high level of the data strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 140 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS input HIGH pulse width	tDQSH	0.35	x	0.35	x	tCK(avg)	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

Table 141 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS input HIGH pulse width	tDQSH	0.35	x	tCK(avg)	

Figure 30 — Data input (write) timing Standard No. 208




Figure 75 — Data Input (Write) Timing Standard No. 208




Table 142 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Write Parameters*14														
DQS input high-level width	tDQSH	min		0.4										t _{CK} (avg)

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The worst measured tDQSH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- 4 tDQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- 5 Collect all tDQSH.
- 6 Determine the worst result from the set of tDQSH measured.

tDQSL, DQS Input Low Pulse Width - Test

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 143 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS input LOW pulse width	tDQSL	0.35	x	0.35	x	tCK(avg)	




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

Table 144 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS input LOW pulse width	tDQSL	0.35	x	tCK(avg)	

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The worst measured tDQSL shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising and falling DQS crossings in the said burst.
- 4 tDQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- 5 Collect all tDQSL.
- 6 Determine the worst result from the set of tDQSL measured.

tDSS, DQS Falling Edge to CK Setup Time - Test

The purpose of this test is to verify that the time interval from the falling edge of the data strobe (DQS falling edge) output access time to the clock setup time, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 146 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK(avg)	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS falling edge to CK setup time	tDSS	0.2	x	0.2	x	tCK(avg)	30




Table 147 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS falling edge to CK setup time	tDSS	0.2	x	tCK(avg)	25

Figure 31 — Burst write operation: RL = 5 (AL=2, CL=3), WL = 4, BL = 4 Standard No. 208





Table 148 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2									Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	
Write Parameters*¹⁴													
DQS falling edge to CK setup time	tDSS	min		0.2									$t_{CK}(avg)$



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in *JESD209-2B*.

PASS Condition

The worst measured tDSS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.

15 Data Strobe Timing (DST) Tests

- 3 Find all valid falling DQS crossings in the said burst.
- 4 For all falling DQS crossings found, locate all nearest next rising Clock edges.
- 5 tDSS is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSS.
- 7 Determine the worst result from the set of tDSS measured.

tDSH, DQS Falling Edge Hold Time from CK - Test

The purpose of this test is to verify that the time interval from the falling edge of the data strobe output access time to the hold time of the clock, must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 149 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK	

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQS falling edge hold time from CK	tDSH	0.2	x	0.2	x	tCK(avg)	30




Table 150 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQS falling edge hold time from CK	tDSH	0.2	x	tCK(avg)	25

Figure 31 — Burst write operation: RL = 5 (AL=2, CL=3), WL = 4, BL = 4 Standard No. 208





Table 151 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2								Unit
				1066	933	800	667	533	466*5	400	333	
Write Parameters*14												
DQS falling edge hold time from CK	tDSH	min		0.2								t _{CK} (avg)



Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The worst measured tDSH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.

15 Data Strobe Timing (DST) Tests

- 3 Find all valid falling DQS crossings in the said burst.
- 4 For all falling DQS crossings found, locate all nearest prior rising Clock edges.
- 5 tDSH is the time between falling DQS crossings and the Clock rising edges found.
- 6 Collect all tDSH.
- 7 Determine the worst result from the set of tDSH measured.

tWPST, Write Postamble - Test

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high impedance) from the last DQS signal crossing (last bit of the write data burst) for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 152 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK	10

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
WRITE Postamble	tWPST	0.4	0.6	0.4	0.6	tCK(avg)	10




Figure 38 — Data input (write) timing




Figure 83 — Data Input (Write) Timing

Table 153 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
WRITE Postamble	tWPST	0.4	0.6	tCK(avg)	10

Figure 30 — Data input (write) timing Standard No. 208




Figure 75 — Data Input (Write) Timing Standard No. 208




Table 154 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2										Unit
				1066	933	800	667	533	466*5	400	333	266*5	200*5	
Write Parameters*14														
Write postamble	t_{WPST}	min		0.4										$t_{CK}(avg)$

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tWPST shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- 5 tWPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tWPST.

tWPRE, Write Preamble - Test

The purpose of this test is to verify that the time when the DQS starts to drive LOW (preamble behavior) to the first DQS signal crossing for the Write cycle, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Figure 30 — Data input (write) timing Standard No. 208




Figure 75 — Data Input (Write) Timing Standard No. 208




Table 157 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Write Parameters^{*14}														
Write Preamble	t_{WPST}	min		0.35										$t_{CK}(avg)$

JEDEC Standard No. 209-2B




Figure 40 — Data input (write) timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tWPRE shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tWPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tWPRE.

tRPRE, Read Preamble - Test

The purpose of this test is to verify that the time when the DQS start driving LOW (*preamble behavior) to the first DQS signal crossing for the Read cycle must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 158 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK	19

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
READ Preamble	tRPRE	0.9	1.1	0.9	1.1	tCK(avg)	19, 41




Figure 32 — Data output (read) timing




Figure 84 — Data output (read) timing

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E




Table 159 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
READ Preamble	tRPRE	0.9	1.1	tCK(avg)	16,36

Figure 24 — Data output (read) timing

Standard No. 208




Figure 76 — Data output (read) timing

Standard No. 208




Figure 85 — Method for calculating transitions and endpoints

Standard No. 208




Table 160 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2									Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	
Read Parameters^{*14}													
Read preamble	tRPRE	min		0.9									t _{CK} (avg)




Figure 23 — Data output (read) timing ($t_{DQSKmax}$)




Figure 24 — Data output (read) timing ($t_{DQSKmin}$)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tRPRE shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the tLZBeginPoint(DQS) of the said burst.
- 4 Find the first rising edge on DQS of the found burst.
- 5 tRPRE is the time interval between the found rising DQS edge's crossing to the tLZBeginPoint(DQS).
- 6 Report tRPRE.

tRPST, Read Postamble - Test

The purpose of this test is to verify that the time when the DQS is no longer driving (from HIGH/LOW state to high-impedance) to the last DQS signal crossing (last bit of the data burst) for the Read cycle is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 161 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK	19

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
READ Postamble	tRPST	0.4	0.6	0.4	0.6	tCK(avg)	19, 42




Figure 32 — Data output (read) timing




Figure 84 — Data output (read) timing

Figure 97 — Method for calculating transitions and endpoints

JEDEC Standard No. 79-2E




Table 162 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
READ Postamble	tRPST	0.4	0.6	tCK(avg)	16,37

Figure 24 — Data output (read) timing

Standard No. 208




Figure 76 — Data output (read) timing

Standard No. 208




Figure 85 — Method for calculating transitions and endpoints

Standard No. 208




Table 163 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t_{CK}	LPDDR2									Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	
Read Parameters^{*14}													
Read postamble ^{*15,*17}	tRPST	min		$t_{CL}(abs) - 0.05$									t _{CK} (avg)




Figure 23 — Data output (read) timing ($t_{DQSQmax}$)




Figure 24 — Data output (read) timing ($t_{DQSQmin}$)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800), in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tRPST shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the tHZEndPoint(DQS) of the said burst.
- 4 Find the last falling edge on DQS prior to the tHZEndPoint(DQS).
- 5 tRPST is the time interval between the found falling DQS edge's crossing to the tHZEndPoint(DQS).
- 6 Report tRPST.

tHZ(DQ) Test (Low Power), DQ Out HIGH Impedance Time From Clock - Test

The purpose of this test is to verify that the time when the DQ is no longer driving (from HIGH state OR LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2, for DDR2, refer to the tHZ(DQ) Test**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 164 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2									Unit
				1066	933	800	667	533	466*5	400	333	266*5	
Read Parameters*14													
DQ high-Z from clock*15	t _{HZ(DQ)}	max		$t_{DQSCk(max)} + (1.4 * t_{DQSQ(max)})$									ps




Figure 23 — Data output (read) timing (t_{DQSCkmax})




Figure 24 — Data output (read) timing (t_{DQSCkmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured t_{HZ(DQ)} should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find Data tHZEndPoint of the said burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - b Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- 6 Find “RL+BL/2” Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge).
- 7 Compare the Data tHZ end point to the “RL+BL/2” Clock edge as the test result. Mathematically, the test result = Data tHZ end point - “RL+BL/2” Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Data tHZ end point and Clock middle cross point of the test result.
- 9 Compare the test result against the compliance test limit.

NOTE

Some designs do not have tri-state at V_{REF} (for example, 0.9V). This test is not guaranteed when this scenario happens, as there is no significant point of where the driver has been turned-off.

tHZ(DQS) Test (Low Power), DQS Out HIGH Impedance Time From Clock - Test

The purpose of this test is to verify that the time when the DQS is no longer driving (from LOW state to the high impedance stage), to the reference clock signal crossing, is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 165 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2									Unit
				1066	933	800	667	533	466*5	400	333	266*5	
Read Parameters*14													
DQS high-Z from clock*15	tHZ(DQS)	max		t _{DQSK} (max) - 100									ps




Figure 23 — Data output (read) timing (t_{DQSKmax})




Figure 24 — Data output (read) timing (t_{DQSKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tHZ(DQS) should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Strobe tHZEndPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - b Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Define BL (bit length) to be the number of DQS middle crossing points.
- 6 Find “RL+BL/2” Clock edge (Clock rising middle crossing point that is BL/2 cycles after the RL Clock edge).
- 7 Compare the Strobe tHZ end point to the “RL+BL/2” Clock edge as the test result. Mathematically, the test result = Strobe tHZ end point - “RL+BL/2” Clock edge point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tHZ end point and Clock middle cross point of the test result.
- 9 Compare the test result against the compliance test limit.

tLZ(DQS) Test (Low Power), DQS Low-Impedance Time from Clock - Test

The purpose of this test is to verify that the time when the DQS starts driving (*from tri-state to LOW state) to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2, for DDR2, refer to tLZ(DQS) Test**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 166 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2									Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	
Read Parameters*¹⁴													
DQS low-Z from clock* ¹⁵	tLZ(DQS)	min		t _{DQSCk} (min) - 300									ps




Figure 23 — Data output (read) timing (t_{DQSCkmax})




Figure 24 — Data output (read) timing (t_{DQSCkmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tLZ(DQS) should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Strobe tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - b Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Find “RL-1” Clock edge (previous Clock rising middle crossing point of RL Clock edge).
- 6 Compare the Strobe tLZ begin point to the “RL-1” Clock edge as the test result. Mathematically, the test result = Strobe tLZ begin point - “RL-1” Clock edge point.
- 7 Display the test result by going to the measurement location on the waveform and locate the marker to Strobe tLZ begin point and Clock middle cross point of the test result.
- 8 Compare the test result against the compliance test limit.

tLZ(DQ) Test (Low Power), DQ Low-Impedance Time from Clock - Test

The purpose of this test is to verify that the time when the DQ starts driving (from high impedance state to HIGH/LOW state), to the reference clock signal crossing, is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2, for DDR2, refer to the tLZ(DQ) Test**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Clock Signal (CK as Reference Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 167 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2								Unit
				1066	933	800	667	533	466* ⁵	400	333	
Read Parameters*¹⁴												
DQ low-Z from clock* ¹⁵	tLZ(DQ)	min		$t_{DQSK(min)} - (1.4 * t_{QHS(max)})$								ps




Figure 23 — Data output (read) timing (t_{DQSKmax})




Figure 24 — Data output (read) timing (t_{DQSKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The measured tLZ(DQ) should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find the Data tLZBeginPoint of this burst.
- 4 Find RL Clock edge (tDQSCK clock edge reference).
 - a Find all DQS rising middle crossing points in the burst.
 - b Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points.
 - c Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
 - d Find the RL Clock edge (tDQSCK clock edge reference) which is the Clock middle crossing point immediately before the closest Clock-DQS to tDQSCK Delay (cycle). By default, tDQSCK Delay is one cycle. For example, if tDQSCK Delay = 1 then the tDQSCK Clock point is the Clock middle crossing point that is prior to the closest Clock-DQS. If tDQSCK Delay = 3 then the tDQSCK Clock point is the Clock middle crossing point three clock cycles before the closest Clock-DQS. tDQSCK Delay is configurable in the configuration page.
- 5 Compare the Data tLZ begin point to the RL Clock edge as the test result. Mathematically, the test result = Data tLZ begin point - RL Clock edge point.
- 6 Display the test result by going to the measurement location on the waveform and locate the marker to Data tLZ begin point and Clock middle cross point of the test result.
- 7 Compare the test result against the compliance test limit.

tQSH, DQS Output High Pulse Width - Test

The purpose of this test is to verify that the width of the high level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 168 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466*5	400	333	266*5	200*5	
Read Parameters*14														
DQS output high pulse width	t _{QSH}	min		t _{CH} (abs) - 0.05										t _{CK} (avg)




Figure 23 — Data output (read) timing (t_{DQSKmax})




Figure 24 — Data output (read) timing (t_{DQSKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured t_{QSH} should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- 4 tQSH is the time interval starting from a rising edge of the DQS and ending at the following falling edge.
- 5 Collect all tQSH.
- 6 Determine the worst result from the measured tQSH.

tQSL, DQS Output Low Pulse Width - Test

The purpose of this test is to verify that the width of the low level of the Data Strobe signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 169 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2									Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	
Read Parameters^{*14}													
DQS output low pulse width	t _{QSL}	min		t _{CL(abs)} - 0.05									t _{CK(avg)}




Figure 23 — Data output (read) timing (t_{DQSKmax})




Figure 24 — Data output (read) timing (t_{DQSKmin})

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured t_{QSL} should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all valid rising and falling DQS crossing in this burst.
- 4 tQSL is the time interval starting from a falling edge of the DQS and ending at the following rising edge.
- 5 Collect all tQSL.
- 6 Determine the worst result from the measured tQSL.

tDQSS Test (Low Power), DQS Latching Transition to Associated Clock Edge - Test

The purpose of this test is to verify that the time interval from the data strobe output (first DQS rising edge) access time to the reference clock which is before the associated clock (crossing point) is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2, for DDR2, refer to the tDQSS Test**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)
- Clock Signal


Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Clock Signal, CK
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 170 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	200* ⁵	
Write Parameters*¹⁴														
Write command to first DQS latching transition	tDQSS	min		0.75										t _{CK} (avg)
		max		1.25										



Test References

See Table 103 - LPDDR2 AC Timing Table in the *JESD209-2B*.

PASS Condition

The measured tDQSS should be within specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQS middle crossings in this burst.

- 4 Find the first DQS rising edge by searching for the earliest rising crossing point in all of the found DQS middle crossing points. Take the found point (first DQS rising edge) as the tDQSS strobe point.
- 5 Find the closest Clock-DQS (the Clock middle crossing point that is closest to the first DQS rising edge).
- 6 Find the tDQSS Clock point which is the rising clock middle crossing point one cycle before the closest Clock-DQS.
- 7 Compare the tDQSS strobe point to the tDQSS clock point as the test result. Mathematically, the test result = tDQSS strobe point - tDQSS clock point.
- 8 Display the test result by going to the measurement location on the waveform and locate the marker to tDQSS strobe point and tDQSS clock point.
- 9 Compare the test result against the compliance test limit.

tDVAC (Strobe), Time Above $V_{IHdiff(AC)}$ /below $V_{ILdiff(AC)}$ - Test

The purpose of this test is to verify that the time the strobe signal is above $V_{IHdiff(AC)}$ and below $V_{ILdiff(AC)}$ is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Strobe Signal (supported by Data Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CK (*optional)

Test Definition Notes from the Specification

Table 171 Allowed time before ringback (t_{DVAC}) for CK_t-CK_s and DQS_t-DQS_c

Slew Rate	t_{DVAC} [ps] @ $ V_{IH}/L_{diff(AC)} = 440$ mV	t_{DVAC} [ps] @ $ V_{IH}/L_{diff(AC)} = 600$ mV
	min	min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0




Figure 108 — Definition of differential ac-swing and “time above ac-level” t_{DVAC}

Test References

See Table 78 - Allowed Time Before Ringback (tDVAC) for CK_t-CK_s and DQS_t-DQS_c in the *JESD209-2B*.

PASS Condition

The worst measured tDVAC(Strobe) should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split the read and write bursts in the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the rising/falling DQS crossings at the $V_{IHdiff}(AC)$ and $V_{ILdiff}(AC)$ levels in this burst.
- 4 tDVAC(Strobe) is the time interval starting from a DQS rising $V_{IHdiff}(AC)$ crossing point and ending at the following DQS falling $V_{IHdiff}(AC)$ crossing point.
- 5 tDVAC(Strobe) is also the time interval starting from a DQS falling $V_{ILdiff}(AC)$ crossing point and ending at the following DQS rising $V_{ILdiff}(AC)$ crossing point.
- 6 Collect all tDVAC(Strobe) results.
- 7 Determine the worst result from the set of tDVAC(Strobe) measured.
- 8 Report the worst result from the set of tDVAC(Strobe) measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst tDVAC(Strobe) and the slew rate reported.



16 Data Timing Tests

Probing for Data Timing Tests	358
tDS(base), Differential DQ and DM Input Setup Time - Test	361
tDH(base), Differential DQ and DM Input Hold Time - Test	366
tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test	371
tDH(derate), Differential DQ and DM Input Hold Time with Derating Support - Test	384
tDS1(base), Single-Ended DQ and DM Input Setup Time - Test	397
tDH1(base), Single-Ended DQ and DM Input Hold Time - Test	399
tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test	401
tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test	406
tVAC (Data), Time Above VIH(AC)/below VIL(AC) - Test	411
tDIPW, DQ and DM Input Pulse Width - Test	414
tQHP, Data Half Period - Test	416
tDS, DQ and DM Input Setup Time (Differential - Vref based) Test	418
tDH, DQ and DM Input Hold Time (Differential - Vref based) Test	420

This section provides the Methods of Implementation (MOIs) for Data Mask Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

Probing for Data Timing Tests

When performing the Data Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Data Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 28 Probing for Data Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 28](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Data Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 29 Selecting Data Timing Tests

16 Data Timing Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tDS(base), Differential DQ and DM Input Setup Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ or Data Mask Signal, DM
 - Data Strobe Signal, DQS (this must use a differential DQS connection)
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 172 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time (differential strobe)	tDS(base)	150	x	100	x	ps	6,7,8,20,28

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time	tDS(base)	100	x	50	x	ps	6,7,8,20,28,31




Figure 38 — Data input (write) timing

Data Mask Timing




Figure 44 — Write data mask




Figure 83 — Data Input (Write) Timing




Table 173 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input setup time	tDS(base)	0	x	ps	6,7,8,17,23,26




Figure 30 — Data input (write) timing




Figure 36 — Write data mask




Figure 75 — Data Input (Write) Timing




Figure 86 — Differential input waveform timing – tDS and tDH

- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V.
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where the worst tDS was found.
 - a For DQ Falling, Slew Rate = $(V_{REF} - V_{IL(AC)}) / tF$
 - b For DQ Rising, Slew Rate = $(V_{IH(AC)} - V_{REF}) / tR$
tF and tR are the transition time respectively.
 - c For DQS Rising, Slew Rate = $(V_{HITHRES} - 0V) / tR$
 - d For DQS Falling, Slew Rate = $(0V - V_{LOTHRES}) / tF$
tF and tR are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where the worst tDS was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDH(base), Differential DQ and DM Input Hold Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ or Data Mask Signal, DM
 - Data Strobe Signal, DQS (this must use a differential DQS connection)
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 175 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input hold time (differential strobe)	tDH(base)	275	x	225	x	ps	6,7,8,21,28

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time	tDH(base)	175	x	125	x	ps	6,7,8,21,28,31




Figure 38 — Data input (write) timing

Data Mask Timing




Figure 44 — Write data mask




Figure 83 — Data Input (Write) Timing

16 Data Timing Tests




Figure 98 — Differential input waveform timing – tDS and tDH

Table 176 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	x	ps	6,7,8,18,23,26




Figure 30 — Data input (write) timing




Figure 36 — Write data mask




Figure 75 — Data Input (Write) Timing




Figure 86 — Differential input waveform timing – tDS and tDH

Table 177 Data Setup and Hold Base-Values

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} \pm 130mV$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} \pm 200mV$




Figure 40 — Data input (write) timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values in the *JESD209-2B*.

PASS Condition

The worst measured tDH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.

- 5** For all DQ crossings found, locate all prior DQS crossings that cross 0V.
- 6** tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7** Collect all tDH.
- 8** Find the worst tDH among the measured values and report the value as the test result.
- 9** Measure the nominal slew rate on the DQ and DQS edges where the worst tDH was found.
 - a** For DQ Falling, Slew Rate = $(V_{REF} - V_{IL(DC)}) / tF$
 - b** For DQ Rising, Slew Rate = $(V_{IH(DC)} - V_{REF}) / tR$
tF and tR are the transition time respectively.
 - c** For DQS Rising, Slew Rate = $(V_{HITHRES} - 0V) / tR$
 - d** For DQS Falling, Slew Rate = $(0V - V_{LOTHRES}) / tF$
tF and tR are the transition time respectively.
- 10** Report the nominal slew rate for DQ and DQS.
- 11** Measure the tangent slew rate on the DQ and DQS edges where worst tDH was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12** Report tangent slew rate for DQ and DQS.

tDS(derate), Differential DQ and DM Input Setup Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 178 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time (differential strobe)	tDS(base)	150	x	100	x	ps	6,7,8,20,28

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time	tDS(base)	100	x	50	x	ps	6,7,8,20,28,31

Table 179 DDR2-400/533 tDS/tDH derating with differential data strobe

Δt_{DS} , Δt_{DH} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)									
		DQS, \overline{DQS} Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-
	1.5	83	21	83	21	83	21	95	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-11	-14	-11	-14	1	-2
	0.8	-	-	-	-	-25	-31	-13	-19
	0.7	-	-	-	-	-	-	-31	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{DS} , Δt_{DH} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)											
		DQS, \overline{DQS} Differential Slew Rate									
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		0.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	13	10	25	22	-	-	-	-	-	-
	0.8	-1	-7	11	5	23	17	-	-	-	-
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116

Table 180 DDR2-667/800 tDS/tDH derating with differential data strobe

Δt_{DS} , Δt_{DH} derating values for DDR2-667, DDR2-800 (All units in 'ps'; the note applies to the entire table.)									
		DQS, \overline{DQS} Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
0.4	-	-	-	-	-	-	-	-	

Δt_{DS} , Δt_{DH} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)											
		DQS, \overline{DQS} Differential Slew Rate									
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		0.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
0.4	-	-	-	-	-52	-140	-40	-128	-28	-116	




Figure 85 — Illustration of nominal slew rate for t_{DS} (differential DQS, DQS)




Figure 87 — Illustration of tangent line for t_{DS} (differential DQS, \overline{DQS})

Table 181 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input setup time	$t_{DS}(\text{base})$	0	x	ps	6,7,8,17,23,26

Table 182 DDR2-1066 tDS/tDH derating with differential data strobe

$\Delta t_{DS}, \Delta t_{DH}$ derating values for DDR2-1066 (All units in 'ps'; the note applies to the entire table.)									
		DQS, \overline{DQS} Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

$\Delta t_{DS}, \Delta t_{DH}$ derating values for DDR2-1066 (All units in 'ps'; the note applies to the entire table.)											
		DQS, \overline{DQS} Differential Slew Rate									
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		0.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116




Figure 77 — Illustration of nominal slew rate for t_{DS} (differential DQS, \overline{DQS})




Figure 78 — Illustration of tangent line for t_{DS} (differential DQS, $\overline{\text{DQS}}$)

Table 183 Data Setup and Hold Base-Values

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
$t_{DS}(\text{base})$	-10	15	50	130	210	230	ps	$V_{IH/L(AC)} = V_{REF(AC)} \pm 220\text{mV}$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
$t_{DS}(\text{base})$	180	300	450	700	ps	$V_{IH/L(AC)} = V_{REF(AC)} \pm 300\text{mV}$

Table 184 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV, V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV, V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		DQS_t, DQS_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-
	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

NOTE 1. Empty cell contents are defined as not supported.

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV, V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV, V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		DQS_t, DQS_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	29	27	45	43	-	-	-	-
	0.8	24	19	40	35	56	55	-	-
	0.7	18	10	34	26	50	46	66	78
	0.6	10	-3	26	13	42	33	58	65
	0.5	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-7	2	17	34

NOTE 1. Empty cell contents are defined as not supported.

Table 185 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300mV, V_{IL(AC)} = V_{REF(DC)} - 300mV$ DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200mV, V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		DQS_t, DQS_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-
	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

NOTE 1. Empty cell contents are defined as not supported.

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300mV, V_{IL(AC)} = V_{REF(DC)} - 300mV$ DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200mV, V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		DQS_t, DQS_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8

NOTE 1. Empty cell contents are defined as not supported.




Figure 124 — Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} for DQ with respect to strobe




Figure 126 — Illustration of tangent line for setup time t_{DS} for DQ with respect to strobe

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 43 - DDR2-400/533 t_{DS}/t_{DH} Derating with Differential Data Strobe and Table 44 - DDR2-667/800 t_{DS}/t_{DH} Derating with Differential Data Strobe in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 42 - DDR2-1066 t_{DS}/t_{DH} Derating with Differential Data Strobe in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 - Derating Values LPDDR2 t_{DS}/t_{DH} - AC/DC Based AC220 and Table 110 - Derating Values LPDDR2 t_{DS}/t_{DH} - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The worst measured tDS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the same burst.
- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V.
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the ΔtDS derating value based on the derating tables.
- 11 The test limit for tDS test = tDS(base) + ΔtDS .

t_{DH(derate)}, Differential DQ and DM Input Hold Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a differential DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 186 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input hold time (differential strobe)	t _{DH(base)}	275	x	225	x	ps	6,7,8,21,28

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time	t _{DH(base)}	175	x	125	x	ps	6,7,8,21,28,31

Table 187 DDR2-400/533 tDS/tDH derating with differential data strobe

Δt_{DS} , Δt_{DH} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)									
		DQS, \overline{DQS} Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	125	45	125	45	125	45	-	-
	1.5	83	21	83	21	83	21	95	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-11	-14	-11	-14	1	-2
	0.8	-	-	-	-	-25	-31	-13	-19
	0.7	-	-	-	-	-	-	-31	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{DS} , Δt_{DH} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)											
		DQS, \overline{DQS} Differential Slew Rate									
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		0.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	13	10	25	22	-	-	-	-	-	-
	0.8	-1	-7	11	5	23	17	-	-	-	-
	0.7	-19	-30	-7	-18	5	-6	17	6	-	-
	0.6	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
	0.5	-	-	-74	-89	-62	-77	-50	-65	-38	-53
	0.4	-	-	-	-	-127	-140	-115	-128	-103	-116

Table 188 DDR2-667/800 tDS/tDH derating with differential data strobe

Δt_{DS} , Δt_{DH} derating values for DDR2-667, DDR2-800 (All units in 'ps'; the note applies to the entire table.)									
		DQS, \overline{DQS} Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{DS} , Δt_{DH} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)											
		DQS, \overline{DQS} Differential Slew Rate									
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		0.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116




Figure 89 — Illustration of nominal slew rate for t_{DH} (differential DQS, \overline{DQS})




Figure 91 — Illustration tangent line for tDH (differential DQS, \overline{DQS})

Table 189 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
DQ and DM input hold time	tDH(base)	75	x	ps	6,7,8,18,23,26

Table 190 DDR2-1066 tDS/tDH derating with differential data strobe

Δt_{DS} , Δt_{DH} derating values for DDR2-1066 (All units in 'ps'; the note applies to the entire table.)									
		DQS, \overline{DQS} Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	100	45	100	45	100	45	-	-
	1.5	67	21	67	21	67	21	79	33
	1.0	0	0	0	0	0	0	12	12
	0.9	-	-	-5	-14	-5	-14	7	-2
	0.8	-	-	-	-	-13	-31	-1	-19
	0.7	-	-	-	-	-	-	-10	-42
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{DS} , Δt_{DH} derating values for DDR2-1066 (All units in 'ps'; the note applies to the entire table.)											
		DQS, \overline{DQS} Differential Slew Rate									
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns		0.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	24	24	-	-	-	-	-	-	-	-
	0.9	19	10	31	22	-	-	-	-	-	-
	0.8	11	-7	23	5	35	17	-	-	-	-
	0.7	2	-30	14	-18	26	-6	38	6	-	-
	0.6	-10	-59	2	-47	14	-35	26	-23	38	-11
	0.5	-	-	-24	-89	-12	-77	0	-65	12	-53
	0.4	-	-	-	-	-52	-140	-40	-128	-28	-116




Figure 79 — Illustration of nominal slew rate for tDH (differential DQS, \overline{DQS})




Figure 80 — Illustration tangent line for tDH (differential DQS, \overline{DQS})

Table 191 Data Setup and Hold Base-Values

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
tDH(base)	80	105	140	220	300	320	ps	$V_{IH/L(DC)} = V_{REF(DC)} \pm 130mV$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
tDH(base)	280	400	550	800	ps	$V_{IH/L(DC)} = V_{REF(DC)} \pm 200mV$

Table 192 Derating Values LPDDR2 tDS/tDH - AC/DC based AC220

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC220 Threshold $\rightarrow V_{IH(AC)} = V_{REF(DC)} + 220mV, V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold $\rightarrow V_{IH(DC)} = V_{REF(DC)} + 130mV, V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		DQS_t, DQS_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-
	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

NOTE 1. Empty cell contents are defined as not supported.

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC220 Threshold $\rightarrow V_{IH(AC)} = V_{REF(DC)} + 220mV, V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold $\rightarrow V_{IH(DC)} = V_{REF(DC)} + 130mV, V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		DQS_t, DQS_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	29	27	45	43	-	-	-	-
	0.8	24	19	40	35	56	55	-	-
	0.7	18	10	34	26	50	46	66	78
	0.6	10	-3	26	13	42	33	58	65
	0.5	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-7	2	17	34

NOTE 1. Empty cell contents are defined as not supported.

Table 193 Derating Values LPDDR2 tDS/tDH - AC/DC based AC300

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based									
AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300mV, V_{IL(AC)} = V_{REF(DC)} - 300mV$									
DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200mV, V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		DQS_t, DQS_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-
	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

NOTE 1. Empty cell contents are defined as not supported.

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based									
AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300mV, V_{IL(AC)} = V_{REF(DC)} - 300mV$									
DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200mV, V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		DQS_t, DQS_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ, DM Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8

NOTE 1. Empty cell contents are defined as not supported.




Figure 125 — Illustration of nominal slew rate for hold time t_{DH} for DQ with respect to strobe




Figure 127 — Illustration of tangent line for for hold time t_{DH} for DQ with respect to strobe

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 43 - DDR2-400/533 t_{DS}/t_{DH} Derating with Differential Data Strobe and Table 44 - DDR2-667/800 t_{DS}/t_{DH} Derating with Differential Data Strobe in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 42 - DDR2-1066 t_{DS}/t_{DH} Derating with Differential Data Strobe in the *JESD208*.

Also see Table 108 - Data Setup and Hold Base-Values, Table 109 - Derating Values LPDDR2 t_{DS}/t_{DH} - AC/DC Based AC220 and Table 110 - Derating Values LPDDR2 t_{DS}/t_{DH} - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The worst measured tDH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.
- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V.
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the Δt_{DH} derating value based on the derating tables.
- 11 The test limit for tDH test = tDH(base) + Δt_{DH} .

tDS1(base), Single-Ended DQ and DM Input Setup Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (this must use a single-ended DQS connection)
- Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 194 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	x	-25	x	ps	6,7,8,25

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDS1 shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross $V_{IH(DC)}$ and all next DQS rising crossing that cross $V_{IL(DC)}$.
- 6 t_{DS1} is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all t_{DS1} .
- 8 Find the worst t_{DS1} among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where worst t_{DS1} was found.
- 10 For DQ/DQS Falling, Slew Rate = $(V_{REF} - V_{IL(AC)}) / t_F$
 - e For DQ Rising, Slew Rate = $(V_{IH(AC)} - V_{REF}) / t_R$
 t_F and t_R are the transition time respectively.
- 11 Report the nominal slew rate for DQ and DQS.
- 12 Measure the tangent slew rate on the DQ and DQS edges where worst t_{DS1} was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or 0V) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 13 Report tangent slew rate for DQ and DQS.

tDH1(base), Single-Ended DQ and DM Input Hold Time - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ or Data Mask Signal, DM
 - Data Strobe Signal, DQS (this must use a single-ended DQS connection)
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 195 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	x	-25	x	ps	6,7,8,26

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDH1 shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.
- 5 For all DQ crossings found, locate all prior DQS rising crossings that cross $V_{IH(AC)}$ and all prior DQS falling crossings that cross $V_{IL(AC)}$.
- 6 t_{DH1} is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all t_{DH1} .
- 8 Find the worst t_{DH1} among the measured values and report the value as the test result.
- 9 Measure the nominal slew rate on the DQ and DQS edges where worst t_{DH1} was found.
 - a For DQ Falling, Slew Rate = $(V_{REF} - V_{IL(AC)}) / t_F$
 - b For DQ Rising, Slew Rate = $(V_{IH(AC)} - V_{REF}) / t_R$
 t_F and t_R are the transition time respectively.
 - c For DQS Rising, Slew Rate = $(V_{HITHRES} - 0V) / t_R$
 - d For DQS Falling, Slew Rate = $(0V - V_{LOTHRES}) / t_F$
 t_F and t_R are the transition time respectively.
- 10 Report the nominal slew rate for DQ and DQS.
- 11 Measure the tangent slew rate on the DQ and DQS edges where worst t_{DH1} was found. The measurement is similar to nominal slew rate, except the transition time is broken into ten parts and the slew rate is measured from a pivot point (V_{REF} or $0V$) to each of the ten points. Tangent slew rate is the maximum slew rates measured.
- 12 Report tangent slew rate for DQ and DQS.

tDS1(derate), Single-Ended DQ and DM Input Setup Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ or Data Mask Signal, DM
 - Data Strobe Signal, DQS (this must use a single-ended DQS connection)
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification


Table 196 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input setup time (single-ended strobe)	tDS1(base)	25	x	-25	x	ps	6,7,8,25

Table 197 DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe


Δt_{DS1} , Δt_{DH1} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)									
		DQS, Single-Ended Slew Rate							
		2.0V/ns		1.5V/ns		1.0V/ns		0.9V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-
	1.5	146	167	125	125	83	42	81	43
	1.0	63	125	42	83	0	0	-2	1
	0.9	-	-	31	69	-11	-14	-13	-13
	0.8	-	-	-	-	-25	-31	-27	-30
	0.7	-	-	-	-	-	-	-45	-53
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{DS1} , Δt_{DH1} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)											
		DQS, Single-Ended Slew Rate									
		0.8V/ns		0.7V/ns		0.6V/ns		0.5V/ns		0.4V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	-7	-13	-	-	-	-	-	-	-	-
	0.9	-18	-27	-29	-45	-	-	-	-	-	-
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288
	0.4	-	-	-	-	-210	-243	-240	-286	-291	-351



NOTE 1 DQS signal must be monotonic between VIL(dc)max and VIH(dc)min.

Figure 86 — Illustration of nominal slew rate for tDS (single-ended DQS)



NOTE DQS signal must be monotonic between $V_{IL(dc) \max}$ and $V_{IH(dc) \min}$.

Figure 88 — Illustration of tangent line for t_{DS} (single-ended DQS)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 t_{DS1}/t_{DH1} Derating with Single-Ended Data Strobe in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured t_{DS1} shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IH(AC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IL(AC)}$ in the same burst.
- 5 For all DQ crossings found, locate all next DQS falling crossings that cross $V_{IH(DC)}$ and all next DQS rising crossing that cross $V_{IL(DC)}$.
- 6 t_{DS1} is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all t_{DS1} .
- 8 Find the worst t_{DS1} among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the Δt_{DS1} derating value based on the derating tables.
- 11 The test limit for t_{DS1} test = $t_{DS1}(\text{base}) + \Delta t_{DS1}$.

tDH1(derate), Single-Ended DQ and DM Input Hold Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)
- Data Mask Signal

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ or Data Mask Signal, DM
 - Data Strobe Signal, DQS (this must use a single-ended DQS connection)
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification


Table 198 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
DQ and DM input hold time (single-ended strobe)	tDH1(base)	25	x	-25	x	ps	6,7,8,26

Table 199 DDR2-400/533 tDS1/tDH1 derating with single-ended data strobe


Δt_{DS1} , Δt_{DH1} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)									
		DQS, Single-Ended Slew Rate							
		2.0V/ns		1.5V/ns		1.0V/ns		0.9V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	188	188	167	146	125	63	-	-
	1.5	146	167	125	125	83	42	81	43
	1.0	63	125	42	83	0	0	-2	1
	0.9	-	-	31	69	-11	-14	-13	-13
	0.8	-	-	-	-	-25	-31	-27	-30
	0.7	-	-	-	-	-	-	-45	-53
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
0.4	-	-	-	-	-	-	-	-	

Δt_{DS1} , Δt_{DH1} derating values for DDR2-400, DDR2-533 (All units in 'ps'; the note applies to the entire table.)											
		DQS, Single-Ended Slew Rate									
		0.8V/ns		0.7V/ns		0.6V/ns		0.5V/ns		0.4V/ns	
		Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}	Δt_{DS}	Δt_{DH}
DQ Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-	-	-
	1.0	-7	-13	-	-	-	-	-	-	-	-
	0.9	-18	-27	-29	-45	-	-	-	-	-	-
	0.8	-32	-44	-43	-62	-60	-86	-	-	-	-
	0.7	-50	-67	-61	-85	-78	-109	-108	-152	-	-
	0.6	-74	-96	-85	-114	-102	-138	-132	-181	-183	-246
	0.5	-	-	-128	-156	-145	-180	-175	-223	-226	-288
0.4	-	-	-	-	-210	-243	-240	-286	-291	-351	



NOTE DQS signal must be monotonic between $V_{IL(dc)max}$ and $V_{IH(dc)min}$.

Figure 90 — Illustration of nominal slew rate for tDH (single-ended DQS)



NOTE DQS signal must be monotonic between $V_{IL(dc)max}$ and $V_{IH(dc)min}$.

Figure 92 — Illustration tangent line for tDH (single-ended DQS)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 45 - DDR2-400/533 tDS1/tDH1 Derating with Single-Ended Data Strobe in the *JEDEC Standard JESD79-2E*.

PASS Condition

The worst measured tDH1 shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{IL(DC)}$ in the burst.
- 4 Find all valid falling DQ crossings that cross $V_{IH(DC)}$ in the same burst.
- 5 For all DQ crossings found, locate all prior DQS rising crossings that cross $V_{IH(AC)}$ and all prior DQS falling crossings that cross $V_{IL(AC)}$.
- 6 t_{DH1} is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all t_{DH1} .
- 8 Find the worst t_{DH1} among the measured values and report the value as the test result.
- 9 Measure the mean slew rate for all the DQ and DQS edges.
- 10 Use the mean slew rate for DQ and DQS to determine the Δt_{DH1} derating value based on the derating tables.
- 11 The test limit for t_{DH1} test = $t_{DH1}(\text{base}) + \Delta t_{DH1}$.

tVAC (Data), Time Above $V_{IH(AC)}$ /below $V_{IL(AC)}$ - Test

The purpose of this test is to verify that the time the data signal is above $V_{IH(AC)}$ and below $V_{IL(AC)}$ is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory.)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CK (*optional)

Test Definition Notes from the Specification

Table 200 Required time t_{VAC} above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition

Slew Rate	t_{VAC} @ 300 mV [ps]		t_{VAC} @ 220 mV [ps]	
	min	max	min	max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-




Figure 124 — Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} for DQ with respect to strobe

Test References

See Table 111 - Required time t_{VAC} above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition in the *JESD209-2B*.

PASS Condition

The worst measured $t_{VAC(Data)}$ should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split the read and write bursts in the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the rising/falling DQ crossings at the $V_{IH(AC)}$ and $V_{IL(AC)}$ levels in this burst.
- 4 $t_{VAC(Data)}$ is the time interval starting from a DQ rising $V_{IH(AC)}$ crossing point and ending at the following DQ falling $V_{IH(AC)}$ crossing point.
- 5 $t_{VAC(Data)}$ is also the time interval starting from a DQ falling $V_{IL(AC)}$ crossing point and ending at the following DQ rising $V_{IL(AC)}$ crossing point.
- 6 Collect all $t_{VAC(Data)}$ results.
- 7 Determine the worst result from the set of $t_{VAC(Data)}$ measured.
- 8 Report the worst result from the set of $t_{VAC(Data)}$ measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst $t_{VAC(Data)}$ and slew rate reported.

tDIPW, DQ and DM Input Pulse Width - Test

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 201 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Write Parameters*¹⁴														
DQ and DM input pulse width	tDIPW	min		0.35										t _{CK} (avg)

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tDIPW should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid WRITE burst found.
- 3 Find all of the valid rising and falling DQ crossings at V_{REF} in this burst.
- 4 tDIPW is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- 5 Collect all tDIPW.
- 6 Determine the worst result from the measured tDIPW.

tQHP, Data Half Period - Test

The purpose of this test is to verify that the width of the high or low level of the Data signal is within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Optional signal(s):

- Chip Select Signal (this signal is used to separate DQS signals from different rank of memory)
- Signals required to perform the test on the oscilloscope:
 - Data Signal, DQ
 - Data Strobe Signal, DQS
 - Chip Select Signal, CS (optional)

Test Definition Notes from the Specification

Table 202 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	200* ⁵	
Read Parameters*¹⁴														
Data half period	tQHP	min		min(t _{QSH} , t _{QSL})										t _{CK} (avg)

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tQHP should be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal.
- 2 Take the first valid READ burst found.
- 3 Find all of the valid rising and falling DQ crossings at V_{REF} in this burst.
- 4 tQHP is the time interval starting from a rising/falling edge of the DQ and ending at the following falling/rising edge (the following edge should be in the opposite direction).
- 5 Collect all tQHP.
- 6 Determine the worst result from the measured tQHP.

tDS, DQ and DM Input Setup Time (Differential - Vref based) Test

The purpose of this test is to verify that the time interval from data or data mask (DQ/DM rising/falling edge) setup time to the associated DQS crossing edge must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Mask Signal (supported by Data Strobe Signal)

Optional Signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory).

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (This must use a differential DQS connection)
- Chip Select Signal, CS (* Optional)

Test Definition Notes from the Specification

Table 203 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	200* ⁵	
Write Parameters*¹⁴														
DQ and DM input setup time (Vref based)	tDS	min		210	235	270	350	430	450	480	600	750	1000	ps

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tDS shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{ih}(ac)$ in the said burst. (See notes on threshold)
- 4 Find all valid falling DQ crossings that cross $V_{il}(ac)$ in the same burst. (See notes on threshold)
- 5 For all DQ crossings found, locate all next DQS crossings that cross 0V. (See notes on threshold)
- 6 tDS is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDS.
- 8 Find the worst tDS among the measured value and report the value as the test result.
- 9 Measure nominal slew rate on the DQ and DQS edges where worst tDS is found.
- 10 For DQ Falling, Slew Rate = $(V_{ref}-V_{il}(ac))/t_F$
- 11 For DQ Rising, Slew Rate = $(V_{ih}(ac)-V_{ref})/t_R$
- 12 t_F and t_R are the transition time respectively.
- 13 For DQS Rising, Slew Rate = $(V_{HiThres}-0V)/t_R$
- 14 For DQS Falling, Slew Rate = $(0V-V_{LoThres})/t_F$
- 15 t_F and t_R are the transition time respectively.
- 16 Report nominal slew rate for DQ and DQS.
- 17 Measure tangent slew rate on the DQ and DQS edges where worst tDS is found. The measurement is similar to nominal slew rate, except the transition time is break into 10 parts and slew rate is measured from a pivot point (V_{ref} or 0V) to all the 10 points. Tangent slew rate is the maximum slew rates measured.
- 18 Report tangent slew rate for DQ and DQS.

t_{DH}, DQ and DM Input Hold Time (Differential - Vref based) Test

The purpose of this test is to verify that the time interval from data or data mask (DQ/DM rising/falling edge) hold time to the associated DQS crossing edge must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **Yes**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal) OR
- Data Mask Signal (supported by Data Strobe Signal)

Optional Signal(s):

- Chip Select Signal (this signal is used to separate DQ signals from different rank of memory).

Required Signals that are needed to perform this test on oscilloscope:

- Data Signal, DQ or Data Mask Signal, DM
- Data Strobe Signal, DQS (This must use a differential DQS connection)
- Chip Select Signal, CS (* Optional)

Test Definition Notes from the Specification

Table 204 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Write Parameters*¹⁴														
DQ and DM input hold time (Vref based)	t _{DH}	min		210	235	270	350	430	450	480	600	750	1000	ps

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tDH shall be within the specification limit.

Measurement Algorithm

- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 1 Acquire and split read and write burst of the acquired signal. (See notes on DDR read/write separation)
- 2 Take the first valid WRITE burst found.
- 3 Find all valid rising DQ crossings that cross $V_{il}(dc)$ in the said burst. (See notes on threshold)
- 4 Find all valid falling DQ crossings that cross $V_{ih}(dc)$ in the same burst. (See notes on threshold)
- 5 For all DQ crossings found, locate all prior DQS crossings that cross 0V. (See notes on threshold)
- 6 tDH is defined as the time between the DQ crossing and the DQS crossing.
- 7 Collect all tDH.
- 8 Find the worst tDH among the measured value and report the value as the test result.
- 9 Measure nominal slew rate on the DQ and DQS edges where worst tDH is found.
- 10 For DQ Falling, Slew Rate = $(V_{ref} - V_{il}(dc)) / t_F$
- 11 For DQ Rising, Slew Rate = $(V_{ih}(dc) - V_{ref}) / t_R$
- 12 tF and tR are the transition time respectively.
- 13 For DQS Rising, Slew Rate = $(V_{HiThres} - 0V) / t_R$
- 14 For DQS Falling, Slew Rate = $(0V - V_{LoThres}) / t_F$
- 15 tF and tR are the transition time respectively.
- 16 Report nominal slew rate for DQ and DQS.
- 17 Measure tangent slew rate on the DQ and DQS edges where worst tDH is found. The measurement is similar to nominal slew rate, except the transition time is break into 10 parts and slew rate is measured from a

16 Data Timing Tests

pivot point (V_{ref} or 0V) to all the 10 points. Tangent slew rate is the maximum slew rates measured.

- 18 Report tangent slew rate for DQ and DQS.



17 Command and Address Timing (CAT) Tests

- Probing for Command Address Timing Tests [424](#)
- tIS(base) - Address and Control Input Setup Time - Test [426](#)
- tIH(base) - Address and Control Input Hold Time - Test [430](#)
- tIS(derate) - Address and Control Input Setup Time with Derating Support - Test [434](#)
- tIH(derate) - Address and Control Input Hold Time with Derating Support - Test [447](#)
- tVAC (CS, CA), Time Above VIH(AC)/below VIL(AC) - Test [460](#)
- tIPW, Address and Control Input Pulse Width Test [464](#)
- tISCKE, CKE Input Setup Time Test [467](#)
- tIHCKE, CKE Input Hold Time Test [470](#)
- tISCKEb, CKE Input Setup Time (Boot Parameter) Test [473](#)
- tIHCKEb, CKE Input Hold Time (Boot Parameter) Test [475](#)

This section provides the Methods of Implementation (MOIs) for Command and Address Timing tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

NOTE

Both XYZ# and \overline{XYZ} are referring to compliment. Thus, CK# is the same as \overline{CK} .

Probing for Command Address Timing Tests

When performing the Command Address Timing tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections. The connection for Command Address Timing tests may look similar to the following diagrams. Refer to the Connection tab in DDR2(+LP) Electrical Performance Compliance Test application for the exact number of probe connections. Typically, you need minimum three probe connections to run the tests.




Figure 30 Probing for Command Address Timing Tests with Three Probes

You can use any of the oscilloscope channels as Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 30](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer system where the DDR2/LPDDR2 Device Under Test (DUT) is

attached. This software will perform test on all the unused RAM on the system by producing repetitive burst of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any channels of the oscilloscope.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select the Speed Grade options. For Command Address Timing Tests that support DDR2, you can select any speed grade within the selection: DDR2-400, DDR2-533, DDR2-667, DDR2-800, DDR2-1066. To select a LPDDR2 Speed Grade option (for tests that support LPDDR2), check the Low Power box.
- 7 Type in or select the Device Identifier as well as User Description from the drop-down list. Enter your comments in the Comments text box.
- 8 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 31 Selecting Command Address Timing Tests

- 9 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

tIS(base) - Address and Control Input Setup Time - Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 205 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input setup time	tIS(base)	350	x	250	x	ps	5,7,9,22

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input setup time	tIS(base)	200	x	175	x	ps	5,7,9,22,29





Table 206 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Address and control input setup time	tIS(base)	125	x	ps	5,7,9,19, 24

Figure 87 — Differential input waveform timing – tIS and tIH JEDEC Standard No. 208



17 Command and Address Timing (CAT) Tests

Table 207 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
tIS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 220mV$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
tIS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 300mV$




Figure 22 — LPDDR2: Command Input Setup and Hold Timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope settings.
- 1 Trigger on both edges (rising or falling) of the address/control signal under test.
- 2 Find all of the crossings on the rising edge of the signal under test that cross $V_{IH(AC)}$.
- 3 Find all of the crossing on the falling edge of the signal under test that cross $V_{IL(AC)}$.
- 4 For all crossings, locate the nearest Clock crossing on the right that crosses 0V.
- 5 Take the time difference between the signal under test's crossing and the corresponding clock crossing as tIS.
- 6 Collect all measured tIS.
- 7 Report the worst tIS measured as the test result.
- 8 Compare the test result against the compliance test limit.

tIH(base) - Address and Control Input Hold Time - Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 208 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input hold time	tIH(base)	475	x	375	x	ps	5,7,9,23

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input hold time	tIH(base)	275	x	250	x	ps	5,7,9,23,29





Figure 99 — Differential input waveform timing – tIS and tIH

Table 209 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Address and control input hold time	tIH(base)	200	x	ps	5,7,9,20,24

Figure 87 — Differential input waveform timing – tIS and tIH JEDEC Standard No. 208



17 Command and Address Timing (CAT) Tests

Table 210 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
tIH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 130mV$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
tIH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 200mV$




Figure 22 — LPDDR2: Command Input Setup and Hold Timing

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{IL(DC)}$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{IH(DC)}$.
- 5 For all the crossings found, locate the nearest Clock crossings on the left that cross 0V.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as t_{IH} .
- 7 Collect all measured t_{IH} .
- 8 Report the worst t_{IH} measured as test result.
- 9 Compare the test result to the compliance test limit.

tIS(derate) - Address and Control Input Setup Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) setup time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 211 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input setup time	tIS(base)	350	x	250	x	ps	5,7,9,22

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input setup time	tIS(base)	200	x	175	x	ps	5,7,9,22,29

Table 212 Derating Values for DDR2-400, DDR2-533

tIS, tIH Derating Values for DDR2-400, DDR2-533									
		CK, $\overline{\text{CK}}$ Differential Slew Rate						Units	Notes
		2.0V/ns		1.5V/ns		1.0V/ns			
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
Com- mand/Address Slew Rate V/ns	4.0	+187	+94	+217	+124	+247	+154	ps	1
	3.5	+179	+89	+209	+119	+239	+149		
	3.0	+167	+83	+197	+113	+227	+143		
	2.5	+150	+75	+180	+105	+210	+135		
	2.0	+125	+45	+155	+75	+185	+105		
	1.5	+83	+21	+113	+51	+143	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-11	-14	+19	+16	+49	+46		
	0.8	-25	-31	+5	-1	+35	+29		
	0.7	-43	-54	-13	-24	+17	+6		
	0.6	-67	-83	-37	-53	-7	-23		
	0.5	-110	-125	-80	-95	-50	-65		
	0.4	-175	-188	-145	-158	-115	-128		
	0.3	-285	-292	-255	-262	-225	-232		
	0.25	-350	-375	-320	-345	-290	-315		
	0.2	-525	-500	-495	-470	-455	-440		
0.15	-800	-708	-770	-678	-740	-648			
0.1	-1450	-1125	-1420	-1095	-1390	-1065			

17 Command and Address Timing (CAT) Tests

Table 213 Derating Values for DDR2-667, DDR2-800

Δt_{IS} and Δt_{IH} Derating Values for DDR2-667, DDR2-800									
		CK, \overline{CK} Differential Slew Rate						Units	Notes
		2.0V/ns		1.5V/ns		1.0V/ns			
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
Com- mand/Address Slew Rate V/ns	4.0	+150	+94	+180	+124	+210	+154	ps	1
	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
0.1	-1000	-1125	-970	-1095	-940	-1065			




Figure 93 — Illustration of nominal slew rate for t_{IS}

Table 215 Derating Values for DDR2-1066

Δt_{IS} and Δt_{IH} Derating Values for DDR2-1066									
		CK, \overline{CK} Differential Slew Rate						Units	Notes
		2.0V/ns		1.5V/ns		1.0V/ns			
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
Com- mand/Address Slew Rate V/ns	4.0	+150	+94	+180	+124	+210	+154	ps	1
	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
0.1	-1000	-1125	-970	-1095	-940	-1065			

17 Command and Address Timing (CAT) Tests




Figure 81 — Illustration of nominal slew rate for t_{IS}




Figure 82 — Illustration of tangent line for tIS

Table 216 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
tIS(base)	0	30	70	150	240	300	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 220mV$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
tIS(base)	300	440	600	850	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 300mV$

17 Command and Address Timing (CAT) Tests

Table 217 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220

Δt_{IS} , Δt_{IH} derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$, $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$, $V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		CK_t, CK_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-
	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{IS} , Δt_{IH} derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$, $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$, $V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		CK_t, CK_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	29	27	45	43	-	-	-	-
	0.8	24	19	40	35	56	55	-	-
	0.7	18	10	34	26	50	46	66	78
	0.6	10	-3	26	13	42	33	58	65
	0.5	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-7	2	17	34

Table 218 Derating Values LPDDR2 tIS/tIH - AC/DC based AC300

$\Delta t_{IS}, \Delta t_{IH}$ derating in [ps] AC/DC based AC300 Threshold $\rightarrow V_{IH(AC)} = V_{REF(DC)} + 300mV, V_{IL(AC)} = V_{REF(DC)} - 300mV$ DC200 Threshold $\rightarrow V_{IH(DC)} = V_{REF(DC)} + 200mV, V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		CK_t, CK_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-
	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

$\Delta t_{IS}, \Delta t_{IH}$ derating in [ps] AC/DC based AC300 Threshold $\rightarrow V_{IH(AC)} = V_{REF(DC)} + 300mV, V_{IL(AC)} = V_{REF(DC)} - 300mV$ DC200 Threshold $\rightarrow V_{IH(DC)} = V_{REF(DC)} + 200mV, V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		CK_t, CK_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8

17 Command and Address Timing (CAT) Tests




Figure 120 — Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} for CA and CS_n with respect to clock.




Figure 122 — Illustration of tangent line for setup time t_{IS} for CA and CS_n with respect to clock

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2-400, DDR2-533 and Table 47 - Derating Values for DDR2-667, DDR2-800 in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 43 - Derating Values for DDR2-1066 in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 tIS/tIH - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control setup time and the respective clock crossing point should be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Trigger on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{IH(AC)}$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{IL(AC)}$.
- 5 For all the crossings found, locate the nearest Clock crossings that cross 0V.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as tIS.
- 7 Collect all measured tIS.
- 8 Report the worst tIS measured as test result.
- 9 Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the ΔtIS derating value based on the derating tables.
- 11 The test limit for tIS test = $tIS(\text{base}) + \Delta tIS$.

tIH(derate) - Address and Control Input Hold Time with Derating Support - Test

The purpose of this test is to verify that the time interval from the address or control or command/address (rising or falling edge) hold time to the associated clock crossing edge is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Signals required to perform the test on the oscilloscope:

- Address Signal OR Control Signal OR Command/Address
- Clock Signal

Test Definition Notes from the Specification

Table 219 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) & (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input hold time	tIH(base)	475	x	375	x	ps	5,7,9,23

Parameter	Symbol	DDR2-667		DDR2-800		Units	Specific Notes
		Min	Max	Min	Max		
Address and control input hold time	tIH(base)	275	x	250	x	ps	5,7,9,23,29

17 Command and Address Timing (CAT) Tests

Table 220 Derating Values for DDR2-400, DDR2-533

tIS, tIH Derating Values for DDR2-400, DDR2-533									
		CK, $\overline{\text{CK}}$ Differential Slew Rate						Units	Notes
		2.0V/ns		1.5V/ns		1.0V/ns			
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
Com- mand/Address Slew Rate V/ns	4.0	+187	+94	+217	+124	+247	+154	ps	1
	3.5	+179	+89	+209	+119	+239	+149		
	3.0	+167	+83	+197	+113	+227	+143		
	2.5	+150	+75	+180	+105	+210	+135		
	2.0	+125	+45	+155	+75	+185	+105		
	1.5	+83	+21	+113	+51	+143	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-11	-14	+19	+16	+49	+46		
	0.8	-25	-31	+5	-1	+35	+29		
	0.7	-43	-54	-13	-24	+17	+6		
	0.6	-67	-83	-37	-53	-7	-23		
	0.5	-110	-125	-80	-95	-50	-65		
	0.4	-175	-188	-145	-158	-115	-128		
	0.3	-285	-292	-255	-262	-225	-232		
	0.25	-350	-375	-320	-345	-290	-315		
	0.2	-525	-500	-495	-470	-455	-440		
	0.15	-800	-708	-770	-678	-740	-648		
0.1	-1450	-1125	-1420	-1095	-1390	-1065			

Table 221 Derating Values for DDR2-667, DDR2-800

Δt_{IS} and Δt_{IH} Derating Values for DDR2-667, DDR2-800									
		CK, \overline{CK} Differential Slew Rate						Units	Notes
		2.0V/ns		1.5V/ns		1.0V/ns			
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
Com- mand/Address Slew Rate V/ns	4.0	+150	+94	+180	+124	+210	+154	ps	1
	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
0.1	-1000	-1125	-970	-1095	-940	-1065			

17 Command and Address Timing (CAT) Tests




Figure 95 — Illustration of nominal slew rate for tIH




Figure 96 — Illustration tangent line for tIH

Table 222 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units	Specific Notes
		Min	Max		
Address and control input hold time	tIH(base)	200	x	ps	5,7,9,20,24

17 Command and Address Timing (CAT) Tests

Table 223 Derating Values for DDR2-1066

Δt_{IS} and Δt_{IH} Derating Values for DDR2-1066									
		CK, \overline{CK} Differential Slew Rate						Units	Notes
		2.0V/ns		1.5V/ns		1.0V/ns			
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}		
Com- mand/Address Slew Rate V/ns	4.0	+150	+94	+180	+124	+210	+154	ps	1
	3.5	+143	+89	+173	+119	+203	+149		
	3.0	+133	+83	+163	+113	+193	+143		
	2.5	+120	+75	+150	+105	+180	+135		
	2.0	+100	+45	+130	+75	+160	+105		
	1.5	+67	+21	+97	+51	+127	+81		
	1.0	0	0	+30	+30	+60	+60		
	0.9	-5	-14	+25	+16	+55	+46		
	0.8	-13	-31	+17	-1	+47	+29		
	0.7	-22	-54	+8	-24	+38	+6		
	0.6	-34	-83	-4	-53	+26	-23		
	0.5	-60	-125	-30	-95	0	-65		
	0.4	-100	-188	-70	-158	-40	-128		
	0.3	-168	-292	-138	-262	-108	-232		
	0.25	-200	-375	-170	-345	-140	-315		
	0.2	-325	-500	-295	-470	-265	-440		
	0.15	-517	-708	-487	-678	-457	-648		
0.1	-1000	-1125	-970	-1095	-940	-1065			




Figure 83 — Illustration of nominal slew rate for t_{IH}

17 Command and Address Timing (CAT) Tests




Figure 84 — Illustration tangent line for tIH

Table 224 CA and CS_n Setup and Hold Base-Values for 1V/ns

Symbol	LPDDR2						Unit	Reference
	1066	933	800	667	533	466		
tIH(base)	90	120	160	240	330	390	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 130mV$

Symbol	LPDDR2				Unit	Reference
	400	333	266	200		
tIH(base)	400	540	700	950	ps	$V_{IH/L(AC)} = V_{REF(DC)} \pm 200mV$

Table 225 Derating Values LPDDR2 tIS/tIH - AC/DC based AC220

Δt_{IS} , Δt_{IH} derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$, $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$, $V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		CK_t, CK_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	110	65	110	65	110	65	-	-
	1.5	74	43	73	43	73	43	89	59
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-3	-5	-3	-5	13	11
	0.8	-	-	-	-	-8	-13	8	3
	0.7	-	-	-	-	-	-	2	-6
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{IS} , Δt_{IH} derating in [ps] AC/DC based AC220 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 220mV$, $V_{IL(AC)} = V_{REF(DC)} - 220mV$ DC130 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 130mV$, $V_{IL(DC)} = V_{REF(DC)} - 130mV$									
		CK_t, CK_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	29	27	45	43	-	-	-	-
	0.8	24	19	40	35	56	55	-	-
	0.7	18	10	34	26	50	46	66	78
	0.6	10	-3	26	13	42	33	58	65
	0.5	-	-	4	-4	20	16	36	48
	0.4	-	-	-	-	-7	2	17	34

17 Command and Address Timing (CAT) Tests

Table 226 Derating Values LPDDR2 tIS/tIH - AC/DC based AC300

Δt_{IS} , Δt_{IH} derating in [ps] AC/DC based AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300mV$, $V_{IL(AC)} = V_{REF(DC)} - 300mV$ DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200mV$, $V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		CK_t, CK_c Differential Slew Rate							
		4.0V/ns		3.0V/ns		2.0V/ns		1.8V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	150	100	150	100	150	100	-	-
	1.5	100	67	100	67	100	67	116	83
	1.0	0	0	0	0	0	0	16	16
	0.9	-	-	-4	-8	-4	-8	12	8
	0.8	-	-	-	-	-12	-20	4	-4
	0.7	-	-	-	-	-	-	-3	-18
	0.6	-	-	-	-	-	-	-	-
	0.5	-	-	-	-	-	-	-	-
	0.4	-	-	-	-	-	-	-	-

Δt_{IS} , Δt_{IH} derating in [ps] AC/DC based AC300 Threshold -> $V_{IH(AC)} = V_{REF(DC)} + 300mV$, $V_{IL(AC)} = V_{REF(DC)} - 300mV$ DC200 Threshold -> $V_{IH(DC)} = V_{REF(DC)} + 200mV$, $V_{IL(DC)} = V_{REF(DC)} - 200mV$									
		CK_t, CK_c Differential Slew Rate							
		1.6V/ns		1.4V/ns		1.2V/ns		1.0V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, CS_n Slew Rate V/ns	2.0	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-	-
	1.0	32	32	-	-	-	-	-	-
	0.9	28	24	44	40	-	-	-	-
	0.8	20	12	36	28	52	48	-	-
	0.7	13	-2	29	14	45	34	61	66
	0.6	2	-21	18	-5	34	15	50	47
	0.5	-	-	-12	-32	4	-12	20	20
	0.4	-	-	-	-	-35	-40	-11	-8




Figure 121 — Illustration of nominal slew rate for hold time t_{IH} for CA and CS_n with respect to clock

17 Command and Address Timing (CAT) Tests




Figure 123 — Illustration of tangent line for hold time t_H for CA and CS_n with respect to clock

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

See Table 46 - Derating Values for DDR2-400, DDR2-533 and Table 47 - Derating Values for DDR2-667, DDR2-800 in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) and Table 43 - Derating Values for DDR2-1066 in the *JESD208*.

Also see Table 104 - CA and CS_n Setup and Hold Base-Values for 1V/ns, Table 105 - Derating Values LPDDR2 t_{IS}/t_{IH} - AC/DC Based AC220 and Table 106 - Derating Values LPDDR2 t_{IS}/t_{IH} - AC/DC Based AC300 in the *JESD209-2B*.

PASS Condition

The measured time interval between the address/control hold time and the respective clock crossing point should be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the address/control signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{IL(DC)}$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{IH(DC)}$.
- 5 For all the crossings found, locate the nearest Clock crossings that cross 0V.

Note: For LPDDR2 with PUT=CA option, the Clock crossing could be Clock rising or Clock falling.

For other cases, the Clock crossing must be Clock rising only.

- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as t_{IH} .
- 7 Collect all measured t_{IH} .
- 8 Report the worst t_{IH} measured as test result.
- 9 Measure the mean slew rate for all the ADD/CMD and CK edges.
- 10 Use the mean slew rate for ADD/CMD and CK to determine the Δt_{IH} derating value based on the derating tables.
- 11 The test limit for t_{IH} test = $t_{IH}(\text{base}) + \Delta t_{IH}$.

tVAC (CS, CA), Time Above $V_{IH(AC)}$ /below $V_{IL(AC)}$ - Test

The purpose of this test is to verify that the time the command/address signal is above $V_{IH(AC)}$ and below $V_{IL(AC)}$ is within the conformance limits as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2 only**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Command/Address Signal (LPDDR2 only) OR
- Control Signal

Required Signals that are needed to perform this test on oscilloscope:

- Command/Address Signal OR
- Control Signal.

Test Definition Notes from the Specification

Table 227 Required time tVAC above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition

Slew Rate	tVAC @ 300 mV [ps]		tVAC @ 220 mV [ps]	
	min	max	min	max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	1
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-




Figure 120 — Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} for CA and CS_n with respect to clock.

Test References

See Table 107 - Required time t_{VAC} above $V_{IH(AC)}$ {below $V_{IL(AC)}$ } for valid transition in the *JESD209-2B*.

PASS Condition

The worst measured $t_{VAC}(CS,CA)$ should be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope setting.
- 2 Trigger on either a rising or falling edge of the command/address/control signal under test.

- 3 Find all of the rising/falling edges of the signal under tests that cross $V_{IL}(AC)$.
- 4 Find all of the rising/falling edges of the signal under tests that cross $V_{IH}(AC)$.
- 5 $tVAC(CS,CA)$ is the time interval starting from a rising $V_{IH}(AC)$ crossing point and ending at the following falling $V_{IH}(AC)$ crossing point.
- 6 $tVAC(CS,CA)$ is also the time interval starting from a falling $V_{IL}(AC)$ crossing point and ending at the following rising $V_{IL}(AC)$ crossing point.
- 7 Collect all $tVAC(CS,CA)$ results.
- 8 Determine the worst result from the set of $tVAC(CS,CA)$ measured.
- 9 Report the worst result from the set of $tVAC(CS,CA)$ measured. No compliance limit checking is performed for this test. You need to manually check the test status (pass/fail) of this test based on the worst $tVAC(CS,CA)$ and slew rate reported.

tIPW, Address and Control Input Pulse Width Test

The purpose of this test is to verify that the width of the high or low level of address or control or command/address signal must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Address Signal(DDR2 only), Command/Address Signal(LPDDR2 only) OR Control Signal

Required Signals that are needed to perform this test on oscilloscope:

- Address Signal (DDR2 only), Command/Address Signal (LPDDR2 only) OR Control Signal

Test Definition Notes from the Specification

Table 228 Timing Parameters by Speed Grade (DDR2-400 and DDR2-533)

Parameter	Symbol	DDR2-400		DDR2-533		Units	Specific Notes
		Min	Max	Min	Max		
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK	

Table 229 Timing Parameters by Speed Grade (DDR2-667 and DDR2-800)

Parameter	Symbol	DDR2-667		DDR2-800		Units ³⁴	Specific Notes
		Min	Max	Min	Max		
Control & Address input pulse width for each input	tIPW	0.6	x	0.6	x	tCK(avg)	

Table 230 Timing Parameters by Speed Grade (DDR2-1066)

Parameter	Symbol	DDR2-1066		Units ²⁹	Specific Notes
		Min	Max		
Control & Address input pulse width for each input	tIPW	0.6	x	tCK(avg)	

Table 231 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Command Address Input Parameters^{*14}														
Address and control input pulse width	tIPW	min		0.40										t _{CK} (avg)

Test References

See Table 41 - Timing Parameters by Speed Grade (DDR2-400 and DDR2-533) and Table 42 - Timing Parameters by Speed Grade (DDR2-667 and DDR2-800) in the *JEDEC Standard JESD79-2E*.

Also see Table 41 - Timing Parameters by Speed Grade (DDR2-1066) in the *JESD208*.

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The worst measured tIPW shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the command/address/control signal under test.
- 3 Find all crossings on rising/falling edge of the signal under test that cross V_{ref}.

17 Command and Address Timing (CAT) Tests

- 4 tIPW is time started from a rising/falling edge of the signal under test and ended at the following falling/rising (following edge should not same direction) edge.
- 5 Collect all tIPW.
- 6 Determine the worst result from the set of tIPW measured.

t_{ISCKE}, CKE Input Setup Time Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) setup time to the associated clock crossing edge must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- Clock Signal

Test Definition Notes from the Specification

Table 232 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
CKE Input Parameters														
CKE input setup time	t _{ISCKE} *2	min		0.25										t _{CK} (avg)

17 Command and Address Timing (CAT) Tests




Figure 77 — LPDDR2-SX: Self-Refresh Operation

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The measured time interval between Clock Enable (CKE) setup time to respective clock crossing point shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{ih}(ac)$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{il}(ac)$.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the right that cross 0V.
- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as t_{ISCKE} .
- 7 Collect all measured t_{ISCKE} .
- 8 Report the worst t_{ISCKE} measured as test result.

- 9 Compare the test result to the compliance test limit.

tIHCKE, CKE Input Hold Time Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) hold time to the associated clock crossing edge must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- Clock Signal

Test Definition Notes from the Specification

Table 233 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	200* ⁵	
CKE Input Parameters														
CKE input hold time	t _{ISCKE} *3	min		0.25										t _{CK} (avg)




Figure 77 — LPDDR2-SX: Self-Refresh Operation

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The measured time interval between Clock Enable (CKE) hold time to respective clock crossing point shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{il}(dc)$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{ih}(dc)$.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the left that cross 0V.
- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as t_{IHCKE} .
- 7 Collect all measured t_{IHCKE} .
- 8 Report the worst t_{IHCKE} measured as test result.

17 Command and Address Timing (CAT) Tests

- 9** Compare the test result to the compliance test limit.

tISCKEb, CKE Input Setup Time (Boot Parameter) Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) setup time to the associated clock crossing edge for boot parameter must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- Clock Signal

Test Definition Notes from the Specification

Table 234 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466 ^{*5}	400	333	266 ^{*5}	200 ^{*5}	
Boot Parameters (10 MHz - 55 MHz)^{*8,10,11}														
CKE input setup time	tISCKEb	min	-	2.5										ns

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The measured time interval between Clock Enable (CKE) setup time to respective clock crossing point shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{ih}(ac)$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{il}(ac)$.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the right that cross 0V.
- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as t_{ISCKEb} .
- 7 Collect all measured t_{ISCKEb} .
- 8 Report the worst t_{ISCKEb} measured as test result.
- 9 Compare the test result to the compliance test limit.

tIHCKEb, CKE Input Hold Time (Boot Parameter) Test

The purpose of this test is to verify that the time interval from Clock Enable signal (CKE rising/falling edge) hold time to the associated clock crossing edge for boot parameter must be within the conformance limit as specified in the JEDEC specification.

Signals of Interest

Mode Supported: **LPDDR2**

Signal cycle of interest: **WRITE**

Require Read/Write separation: **No**

Signal(s) of Interest:

- Clock Enable Signal

Required Signals that are needed to perform this test on oscilloscope:

- Clock Enable Signal
- Clock Signal

Test Definition Notes from the Specification

Table 235 LPDDR2 AC Timing Table

Parameter	Symbol	min max	min t _{CK}	LPDDR2										Unit
				1066	933	800	667	533	466* ⁵	400	333	266* ⁵	200* ⁵	
Boot Parameters (10 MHz - 55 MHz)^{*8,10,11}														
CKE input hold time	t _{ISCKEb}	min		2.5										ns

Test References

See Table 103 - LPDDR2 AC Timing Table in the *JEDEC Standard JESD209-2B*.

PASS Condition

The measured time interval between Clock Enable (CKE) hold time to respective clock crossing point shall be within the specification limit.

Measurement Algorithm

- 1 Pre-condition the oscilloscope.
- 2 Triggered on either rising or falling edge of the Clock Enable signal under test.
- 3 Find all crossings on rising edge of the signal under test that cross $V_{il}(dc)$.
- 4 Find all crossings on falling edge of the signal under test that cross $V_{ih}(dc)$.
- 5 For all the crossings found, locate the nearest rising Clock crossings on the left that cross 0V.
- 6 Take the time different of the signal under test's crossings to the corresponding clock crossing as t_{IHCKEb} .
- 7 Collect all measured t_{IHCKEb} .
- 8 Report the worst t_{IHCKEb} measured as test result.
- 9 Compare the test result to the compliance test limit.



18 Custom Mode Read-Write Eye-Diagram Tests

Probing for Custom Mode Read-Write Eye Diagram Tests	478
User Defined Real-Time Eye Diagram Test for Read Cycle	482
User Defined Real-Time Eye Diagram Test for Write Cycle	484

This section provides the Methods of Implementation (MOIs) for Advanced Debug Mode Read-Write Eye-Diagram tests using an Agilent Infiniium oscilloscope, recommended InfiniiMax 116xA or 113xA probe amplifiers, differential solder-in probe head and the DDR2(+LP) Compliance Test Application.

Probing for Custom Mode Read-Write Eye Diagram Tests

When performing the Custom Mode Read-Write Eye Diagram tests, the DDR2(+LP) Compliance Test Application will prompt you to make the proper connections as shown in [Figure 32](#).




Figure 32 Probing for Custom Mode Read-Write Eye Diagram Tests

You can use any of the oscilloscope channels as the Pin Under Test (PUT) source channel. You can identify the channels used for each signal in the Configuration tab of the DDR2(+LP) Compliance Test Application. (The channels shown in [Figure 32](#) are just examples).

For more information on the probe amplifiers and differential probe heads, see [Chapter 20](#), “InfiniiMax Probing,” starting on page 503.

Test Procedure

- 1 Start the automated test application as described in “[Starting the DDR2\(+LP\) Compliance Test Application](#)” on page 43.
- 2 Ensure that the RAM reliability test software is running on the computer systems where the DDR2/LPDDR2 Device Under Test (DUT) is attached. This software will perform a test on all the unused RAM on the system by producing repetitive bursts of read-write data signals to the DDR2/LPDDR2 memory.

- 3 Connect the differential solder-in probe head to the PUTs on the DDR2/LPDDR2 devices.
- 4 Connect the oscilloscope probes to any of the oscilloscope channels.
- 5 In the DDR2(+LP) Test application, click the Set Up tab.
- 6 Select Custom as the Test Mode option. This selection shows additional command buttons - **Set Mask File** and **Derate Table File**.




Figure 33 Selecting Custom Test Mode

- 7 Click the **Set Mask File** button to view or select test mask files for eye diagram tests.




Figure 34 Selecting Test Mask for Eye Diagram Tests

- 8 Advanced Debug Mode also allows you to type in the data rate of the DUT signal.
- 9 Type in or select the Device Identifier as well as the User Description from the drop-down list. Enter your comments in the Comments text box.

- 10 Click the Select Tests tab and check the tests you want to run. Check the parent node or group to check all the available tests within the group.




Figure 35 Selecting Advanced Debug Read-Write Eye-Diagram Tests

- 11 Follow the DDR2(+LP) Test application's task flow to set up the configuration options, run the tests and view the tests results.

User Defined Real-Time Eye Diagram Test for Read Cycle

The Advanced Debug Mode Read-Write Eye Diagram test can be divided into two subtests. One of them is the User Defined Real-Time Eye Diagram Test for Read Cycle. There is no available specification on the eye test in JEDEC specifications. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data READ cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **READ**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - DQ Signal
- Supporting Pin - DQS Signal

Measurement Algorithm

- 1 Calculate the initial time scale value based on the selected DDR2 speed grade options.
- 2 Calculate the number of sampling points according to the time scale value.
- 3 Check for valid DQS input test signals by verifying the frequency and amplitude values.
- 4 Set up required scope settings.
 - a Enable 'Setup Time' measurement.
Data – DQ channel (Rising/Falling Edge)
Clock – DQS channel (Rising Edge)
 - b Set up the InfiniiScan 'Measurement' function. This is to separate the DDR2 read/write test data.

- 'Setup Time' range values for selected DDR2 speed grade option are calculated.
- c** Set up the measurement threshold values for the DQx channel and the DQSx channel input.
 - d** Set up fix vertical scale values for the DQx channel and the DQSx channel input.
 - e** Turn on the Color Grade Display option.
 - f** Identify the X1 value for re-adjustment of the selected test mask.
 - g** Set up the Mask Test settings. Load the default Test Mask on screen.
 - h** Set up the Clock Recovery settings on SDA.
Explicit clock, Source = DQS, Rise/Fall Edge
 - i** Turn on the Real-Time Eye on SDA.
- 5** Perform the Mask Testing.
- a** Set the termination condition of the mask test to 'Waveforms' with the number of waveforms to be acquired.
 - b** Start the mask test.
- 6** Loop until the number of required waveforms are acquired.
- 7** Return the total failed waveforms as a test result.

User Defined Real-Time Eye Diagram Test for Write Cycle

Just as in the previous test, there is no available specification on the eye diagram test in the JEDEC specifications for User Defined Real-Time Eye Diagram Test for Write Cycle. Mask testing is definable by the customers for their evaluation tests purpose. The purpose of this test is to automate all the required setup procedures in order to generate an eye diagram for the DDR2 data WRITE cycle. This additional feature of mask test allows you to perform evaluation and debugging on the created eye diagram. The test will show a fail status if the total failed waveforms is greater than 0.

Signals of Interest

Mode Supported: **DDR2, LPDDR2**

Signal cycle of interest: **WRITE**

Signal(s) of Interest:

- Data Signal (supported by Data Strobe Signal)

Signals required to perform the test on the oscilloscope:

- Pin Under Test, PUT - DQ Signal
- Supporting Pin - DQS Signal

Measurement Algorithm

- 1 Calculate the initial time scale value based on the selected DDR2 speed grade options.
- 2 Calculate the number of sampling points according to the time scale value.
- 3 Check for valid DQS input test signals by verifying the frequency and amplitude values.
- 4 Set up required scope settings.
 - a Enable 'Setup Time' measurement.
Data – DQ channel (Rising/Falling Edge)
Clock – DQS channel (Rising Edge)
 - b Set up the InfiniiScan 'Measurement' function. This is to separate the DDR2 read/write test data.

- 'Setup Time' range values for selected DDR2 speed grade option are calculated.
- c** Set up measurement threshold values for the DQx channel and the DQSx channel input.
 - d** Set up fix vertical scale values for the DQx channel and the DQSx channel input.
 - e** Turn on the Color Grade Display option.
 - f** Identify the X1 value for re-adjustment of the selected test mask.
 - g** Set up the Mask Test settings. Load the default Test Mask on screen.
 - h** Set up the Clock Recovery settings on SDA.
Explicit clock, Source = DQS, Rise/Fall Edge
 - i** Turn on the Real-Time Eye on SDA.
- 5** Perform the Mask Testing.
- a** Set the termination condition of the mask test to 'Waveforms' with the number of waveforms to be acquired.
 - b** Start the mask test.
- 6** Loop until the number of required waveforms are acquired.
- 7** Return the total failed waveforms as a test result.



19 Calibrating the Infiniium Oscilloscope and Probe

Required Equipment for Oscilloscope Calibration [487](#)

Internal Calibration [488](#)

Required Equipment for Probe Calibration [491](#)

Probe Calibration [492](#)

Verifying the Probe Calibration [498](#)

This section describes the Agilent Infiniium digital storage oscilloscope calibration procedures.

Required Equipment for Oscilloscope Calibration

To calibrate the Infiniium oscilloscope in preparation for running the DDR2 automated tests, you need the following equipment:

- Keyboard, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Mouse, qty = 1, (provided with the Agilent Infiniium oscilloscope).
- Precision 3.5 mm BNC to SMA male adapter, Agilent p/n 54855-67604, qty = 2 (provided with the Agilent Infiniium oscilloscope).
- Calibration cable (provided with the Agilent Infiniium oscilloscope). Use a good quality 50 Ω BNC cable.
- BNC shorting cap.




Figure 36 Accessories Provided with the Agilent Infiniium Oscilloscope

Internal Calibration

This will perform an internal diagnostic and calibration cycle for the oscilloscope. For the Agilent oscilloscope, this is referred to as Calibration. This Calibration will take about 20 minutes. Perform the following steps:

- 1 Set up the oscilloscope with the following steps:
 - a Connect the keyboard, mouse, and power cord to the rear of the oscilloscope.
 - b Plug in the power cord.
 - c Turn on the oscilloscope by pressing the power button located on the lower left of the front panel.
 - d Allow the oscilloscope to warm up at least 30 minutes prior to starting the calibration procedure in step 3 below.

- 2 Locate and prepare the accessories that will be required for the internal calibration:
 - a Locate the BNC shorting cap.
 - b Locate the calibration cable.
 - c Locate the two Agilent precision SMA/BNC adapters.
 - d Attach one SMA adapter to the other end of the calibration cable - hand tighten snugly.
 - e Attach another SMA adapter to the other end of the calibration cable - hand tighten snugly.
- 3 Referring to [Figure 37](#) below, perform the following steps:
 - a Click on the Utilities>Calibration menu to open the Calibration dialog box.




Figure 37 Accessing the Calibration Menu

- 4 Referring to [Figure 38](#) below, perform the following steps to start the calibration:
 - b Uncheck the Cal Memory Protect checkbox.
 - c Click the Start button to begin the calibration.

19 Calibrating the Infiniium Oscilloscope and Probe




Figure 38 Oscilloscope Calibration Window

- d During the calibration of channel 1, if you are prompted to perform a Time Scale Calibration, as shown in [Figure 39](#) below.




Figure 39 Time Scale Calibration Dialog box

- e Click on the Std+Dflt button to continue the calibration, using the Factory default calibration factors.
- f When the calibration procedure is complete, you will be prompted with a Calibration Complete message window. Click the OK button to close this window.
- g Confirm that the Vertical and Trigger Calibration Status for all Channels passed.
- h Click the Close button to close the calibration window.
- i The internal calibration is completed.
- j Read NOTE below.

NOTE

These steps do not need to be performed every time a test is run. However, if the ambient temperature changes more than 5 degrees Celsius from the calibration temperature, this calibration should be performed again. The delta between the calibration temperature and the present operating temperature is shown in the Utilities>Calibration menu.

Required Equipment for Probe Calibration

Before performing DDR2 tests you should calibrate the probes. Calibration of the solder-in probe heads consist of a vertical calibration and a skew calibration. The vertical calibration should be performed before the skew calibration. Both calibrations should be performed for best probe measurement performance.

The calibration procedure requires the following parts.

- BNC (male) to SMA (male) adaptor
- Deskew fixture
- 50 Ω SMA terminator

Probe Calibration

Connecting the Probe for Calibration

For the following procedure, refer to [Figure 40](#) below.

- 1 Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- 2 Connect the 50 Ω SMA terminator to the connector farthest from yellow pincher.
- 3 Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- 4 Connect the probe to an oscilloscope channel.
- 5 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- 6 Push down the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- 7 Release the yellow pincher.




Figure 40 Solder-in Probe Head Calibration Connection Example

Verifying the Connection

- 1 On the Infiniium oscilloscope, press the autoscale button on the front panel.
- 2 Set the volts per division to 100 mV/div.
- 3 Set the horizontal scale to 1.00 ns/div.
- 4 Set the horizontal position to approximately 3 ns. You should see a waveform similar to that in [Figure 41](#) below.




Figure 41 Good Connection Waveform Example

If you see a waveform similar to that of [Figure 42](#) below, then you have a bad connection and should check all of your probe connections.




Figure 42 Bad Connection Waveform Example

Running the Probe Calibration and Deskew

- 1 On the Infiniium oscilloscope in the Setup menu, select the channel connected to the probe, as shown in [Figure 43](#).




Figure 43 Channel Setup Window.

- 2 In the Channel Setup dialog box, select the Probes... button, as shown in [Figure 44](#).




Figure 44 Channel Dialog Box

3 In the Probe Setup dialog box, select the Calibrate Probe... button.




Figure 45 Probe Setup Window.

- 4 In the Probe Calibration dialog box, select the Calibrated Atten/Offset radio button.
- 5 Select the Start Atten/Offset Calibration... button and follow the on-screen instructions for the vertical calibration procedure.




Figure 46 Probe Calibration Window.

- 6 Once the vertical calibration has successfully completed, select the Calibrated Skew... button.
- 7 Select the Start Skew Calibration... button and follow the on-screen instructions for the skew calibration.

At the end of each calibration, the oscilloscope will prompt you if the calibration was or was not successful.

Verifying the Probe Calibration

If you have successfully calibrated the probe, it is not necessary to perform this verification. However, if you want to verify that the probe was properly calibrated, the following procedure will help you verify the calibration.

The calibration procedure requires the following parts:

- BNC (male) to SMA (male) adaptor
- SMA (male) to BNC (female) adaptor
- BNC (male) to BNC (male) 12 inch cable such as the Agilent 8120-1838
- Agilent 54855-61620 calibration cable (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- Agilent 54855-67604 precision 3.5 mm adaptors (Infiniium oscilloscopes with bandwidths of 6 Ghz and greater only)
- Deskew fixture

For the following procedure, refer to [Figure 47](#).

- 1 Connect BNC (male) to SMA (male) adaptor to the deskew fixture on the connector closest to the yellow pincher.
- 2 Connect the SMA (male) to BNC (female) to the connector farthest from the yellow pincher.
- 3 Connect the BNC (male) to BNC (male) cable to the BNC connector on the deskew fixture to one of the unused oscilloscope channels. For infiniium oscilloscopes with bandwidths of 6 GHz and greater, use the 54855-61620 calibration cable and the two 54855-64604 precision 3.5 mm adaptors.
- 4 Connect the BNC side of the deskew fixture to the Aux Out BNC of the Infiniium oscilloscope.
- 5 Connect the probe to an oscilloscope channel.
- 6 To minimize the wear and tear on the probe head, it should be placed on a support to relieve the strain on the probe head cables.
- 7 Push down on the back side of the yellow pincher. Insert the probe head resistor lead underneath the center of the yellow pincher and over the center conductor of the deskew fixture. The negative probe head resistor lead or ground lead must be underneath the yellow pincher and over one of the outside copper conductors (ground) of the deskew fixture. Make sure that the probe head is approximately perpendicular to the deskew fixture.
- 8 Release the yellow pincher.
- 9 On the oscilloscope, press the autoscale button on the front panel.
- 10 Select Setup menu and choose the channel connected to the BNC cable from the pull-down menu.
- 11 Select the Probes... button.
- 12 Select the Configure Probe System button.
- 13 Select User Defined Probe from the pull-down menu.
- 14 Select the Calibrate Probe... button.

19 Calibrating the Infiniium Oscilloscope and Probe

- 15** Select the Calibrated Skew radio button.
- 16** Once the skew calibration is completed, close all dialog boxes.




Figure 47 Probe Calibration Verification Connection Example

- 17 Select the Start Skew Calibration... button and follow the on-screen instructions.
- 18 Set the vertical scale for the displayed channels to 100 mV/div.
- 19 Set the horizontal range to 1.00 ns/div.
- 20 Set the horizontal position to approximately 3 ns.
- 21 Change the vertical position knobs of both channels until the waveforms overlap each other.
- 22 Select the Setup menu choose Acquisition... from the pull-down menu.
- 23 In the Acquisition Setup dialog box enable averaging. When you close the dialog box, you should see waveforms similar to that in [Figure 48](#).





Figure 48 Calibration Probe Waveform Example

NOTE

Each probe is calibrated with the oscilloscope channel to which it is connected. Do not switch probes between channels or other oscilloscopes, or it will be necessary to calibrate them again. It is recommended that the probes be labeled with the channel on which they were calibrated.



20 InfiniiMax Probing



Figure 49 1134A InfiniiMax Probe Amplifier

Agilent recommends 116xA or 113xA probe amplifiers, which range from 3.5 GHz to 12 GHz.

Agilent also recommends the E2677A differential solder-in probe head. Other probe head options include N5381A InfiniiMax II 12 GHz differential solder-in probe head, N5382A InfiniiMax II 12 GHz differential browser, E2675A InfiniiMax differential browser probe head, N5425A InfiniiMax ZIF probe head and N5426A ZIF Tips.



Figure 50 E2677A/N5381A Differential Solder-in Probe Head

Table 236 Probe Head Characteristics (with 1134A probe amplifier)

Probe Head	Model Number	Differential Measurement (BW, input C, input R)	Single-Ended Measurement (BW, input C, input R)
Differential Solder-in	E2677A	7 GHz, 0.27 pF, 50 kOhm	7 GHz, 0.44 pF, 25 kOhm

Used with 1168A or 1169A probe amplifier, the E2677A differential solder-in probe head provides 10 GHz and 12 GHz bandwidth respectively.

Index

A

AC Differential Input Cross Point Voltage, [198](#),
[200](#), [240](#), [246](#)
AC Differential Input Voltage, [194](#), [196](#)
AC Differential Output Cross Point Voltage, [222](#)
Address and Control Input Hold Time, [430](#), [447](#)
Address and Control Input Setup Time, [426](#),
[434](#)
Average Clock Period, [76](#), [79](#)
Average High Pulse Width, [61](#)
Average Low Pulse Width, [66](#)

B

BNC shorting cap, [487](#)
BNC to SMA male adapter, [487](#)

C

calibrating the oscilloscope, [487](#)
calibration cable, [487](#)
Clock Period Jitter, [51](#)
Clock Timing (CT) Tests, [249](#)
computer motherboard system, [10](#)
configure, [44](#)
connect, [44](#)
Cumulative Error, [57](#)
Cycle to Cycle Period Jitter, [54](#)

D

Data Strobe Timing (DST) Tests, [273](#)
Data Timing Tests, [357](#)
differential browser, [10](#)
Differential DQ and DM Input Hold Time, [366](#),
[384](#)
Differential DQ and DM Input Setup Time, [361](#),
[371](#)
differential solder-in probe head, [10](#), [503](#)
DQ Low-Impedance Time from CK/CK#, [283](#),
[342](#), [345](#), [348](#), [414](#), [416](#)
DQ Out High Impedance Time From
CK/CK#, [277](#), [333](#), [336](#)
DQ Output Access Time from CK/CK#, [252](#)
DQ/DQS Output Hold Time From DQS, [290](#)
DQS Falling Edge Hold Time from CK, [311](#)
DQS Falling Edge to CK Setup Time, [307](#)
DQS Input High Pulse Width, [299](#)
DQS Input Low Pulse Width, [303](#)
DQS Latching Transition to Associated Clock
Edge, [294](#), [351](#)

DQS Low-Impedance Time from CK/CK#, [280](#),
[339](#)
DQS Output Access Time from CK/CK #, [254](#),
[258](#), [261](#), [264](#), [354](#), [411](#), [460](#)
DQS-DQ Skew for DQS and Associated DQ
Signals, [286](#)

H

Half Period Jitter, [71](#)
HTML report, [44](#)

I

in this book, [11](#)
InfiniiScan software license, [10](#)
Input Signal Minimum Slew Rate (Falling), [114](#),
[116](#)
Input Signal Minimum Slew Rate (Rising), [110](#),
[112](#)
internal calibration, [488](#)

K

keyboard, [10](#), [487](#)

L

license key, installing, [39](#)

M

Maximum AC Input Logic High, [86](#), [88](#), [90](#),
[138](#), [140](#), [142](#), [144](#), [151](#), [153](#), [155](#), [157](#)
Maximum DC Input Logic Low, [104](#), [106](#), [108](#)
Minimum AC Input Logic Low, [98](#), [100](#), [102](#)
Minimum DC Input Logic High, [92](#), [94](#), [96](#)
mouse, [10](#), [487](#)

O

over/undershoot tests, [179](#)

P

precision 3.5 mm BNC to SMA male
adapter, [487](#)
probe calibration, [492](#)
Probing for Clock Timing Tests, [250](#)
Probing for Command Address Timing
Tests, [424](#)

Probing for Data Strobe Timing Tests, [275](#)
Probing for Data Timing Tests, [358](#)
Probing for Differential Signals AC Input
Parameters Tests, [192](#), [238](#), [244](#)
Probing for Differential Signals AC Output
Parameters Tests, [220](#)
Probing for Measurement Clock Tests, [48](#)
Probing for Overshoot/Undershoot Tests, [180](#)
Probing for Single-Ended Signals AC Input
Parameters Tests, [83](#), [136](#), [148](#), [160](#), [168](#)

R

RAM reliability test software, [10](#)
Read Cycle, [482](#)
Read Postamble, [328](#)
Read Preamble, [323](#)
report, [44](#)
required equipment and software, [10](#)
required equipment for calibration, [487](#)
results, [44](#)
run tests, [44](#)

S

select tests, [44](#)
Serial Data Analysis and Clock Recovery
software license, [10](#)
Single-Ended DQ and DM Input Hold
Time, [399](#), [406](#)
Single-Ended DQ and DM Input Setup
Time, [397](#), [401](#)
SlewF, [114](#), [116](#)
SlewR, [110](#), [112](#), [118](#), [120](#), [122](#), [124](#), [126](#),
[128](#), [130](#), [132](#), [163](#), [165](#), [170](#), [172](#), [224](#),
[226](#), [228](#), [230](#), [232](#), [234](#)
start the DDR2 Compliance Test Application, [43](#)

T

tAC, [252](#)
tCH(avg), [63](#), [66](#)
tCK(avg), [76](#), [79](#)
tCL(avg), [68](#), [71](#)
tDH(base), [366](#), [384](#)
tDH1(base), [399](#), [406](#)
tDQSCCK, [254](#)
tDQSH, [299](#)
tDQSL, [303](#)
tDQSQ, [286](#)
tDQSS, [294](#), [351](#)
tDS(base), [361](#), [371](#)

Index

tDSH, 311
tDSS, 307
tERR(n per), 57, 61
tHZ(DQ), 277
tIH(base), 430, 447
tIS(base), 426, 434
tJIT(cc), 54
tJIT(duty), 73
tJIT(per), 51
tLZ(DQ), 283
tLZ(DQS), 280, 339
tQH, 290
tRPRE, 323
tRPST, 328
tWPRE, 319
tWPST, 315

U

User Defined Real-Time Eye Diagram Test, 482, 484

V

VID(AC), 194, 196
VIH(AC), 86, 88, 90, 138, 140, 142, 144, 151, 153, 155, 157
VIH(DC), 92, 94, 96
VIL(ac), 98, 100, 102
VIL(dc), 104, 106, 108
VIX(AC), 198
VOX, 222

W

Write Cycle, 484
Write Postamble, 315
Write Preamble, 319

Z

ZIF probe, 10
ZIF tips, 10